

## **List of Figures**

<b>Figure No.</b>	<b>Name of Figure</b>	<b>Page No.</b>
2.1	Hybrid Communication Network	14
2.2	A taxonomy of current practice in wireless networking	15
3.1	TOSSIM Architecture	26
3.2	The TrueTime toolbox	29
3.3	Workflow	31
3.4(a)	Ethernet network model for 50 Ethernet stations	33
3.4(b)	Wireless network model for 50 users	33
3.5(a)	Traffic sent (bits/sec) of different scenarios having 25,50,100 users	34
3.5(b)	Traffic received (bits/sec) of different scenarios having 25, 50, 100 use	34
3.6	Collision count in wireless network	35
3.7	Throughput (bits/sec) of different scenarios on node 21 for Ethernet	35
3.8(a)	Data dropped for different scenarios for Wireless LAN	35
3.8(b)	Retransmission attempts of different scenarios for Wireless LAN	35
3.9	Throughput (bits/sec) of different scenarios for Wireless LAN	36
3.10(a)	Throughput of Ethernet and WLAN on node 07	36
3.10(b)	Throughput of Ethernet and WLAN on node 37	36
3.10(c)	Throughput of Ethernet and WLAN on node 97	36
3.11	Hybrid Network	37
3.12(a)	Light Traffic	38
3.12(b)	Heavy Traffic	38
3.13(a)	Delay for Light Traffic	38
3.13(b)	Delay for Heavy Traffic	38
4.1	WSN	40

4.2	Simulink model in truetype	47
4.3	Random Network Topology	47
4.4	Results on Command window for MOTES Simulink model	48
4.5	power (mW) V/S average visiting time (Sec)	48
4.6	Receiver threshold level (dbm) V/S Signal Reach	49
4.7	Power (dbm) V/S Signal Reach	49
4.8	Power (mW) V/S Average Visiting Priority for each node	49
4.9	Power (mW) V/S Average Visiting Priority	49
5.1	IEEE820.15.4/ZigBee protocol stack architecture	51
5.2	IEEE 802.15.4 Network Topologies	52
5.3	IEEE 802.15.4 Operational Modes	54
5.4(a)	Non Beacon mode	55
5.4(b)	Beacon mode	55
5.5	the Superframe Structure	56
5.6	Example of the structure of a Superframe	57
5.7	The Inter Framing Spacing	59
5.8	Number of Hops (Tree, Mesh)	61
5.9	End to end delay	61
5.10	End to end delay for Router 1	61
5.11	Load per PAN	61
5.12	Throughput	62
5.13(a)	Tree structure	62
5.13(b)	Mesh Route	62
5.14	Snapshot of the Network when Coordinator Fails	63
5.15	Load per PAN	64
5.16	PAN Affiliation	64

5.17	Global Output Report at simulation time 360, 60,720	64
6.1	The structure of the IEEE 802.15.4 Simulation Model	69
6.2	Packet flow structure in GTS enabled mode	71
6.3	The utilization of the transmission time inside the GTS	72
6.4	Simulation model	75
6.5(a)	GTS throughput v/s superframe order for 1 k buffer capacity	76
6.5(b)	GTS throughput v/s superframe order for 4 k buffer capacity	76
6.6	Global Throughput v/s BO	77
6.7(a)	PMAD v/s superframe order for 4 k buffer capacity	78
6.7(b)	PMAD v/s superframe order for 1 k buffer capacity	78
6.8	Wasted Bandwidth v/s superframe order for 4 k buffer capacity	79
6.9	Comparisons of Wasted Bandwidth Results	81
7.1	an Artificial Neuron	84
7.2	MATLAB Command Window	88
7.3	Simulink View	88
7.4	ANFIS Editor GUI	89
7.5	ANN with respective inputs and outputs	91
7.6	Training of Artificial Neural Network for Packet size	91
7.7(a)	Packet Medium Access Delay v/s Superframe Order for 700 bits Packet Size	92
7.7(b)	Packet Medium Access Delay v/s Superframe Order for 50 bits Packet Size	92
7.8 (a)	GTS Throughput v/s Superframe Order for 700 bits Packet Size	93
7.8(b)	GTS Throughput v/s Superframe Order for 50 bits Packet Size	93
7.9 (a)	Wasted B.W. v/s Superframe Order for 700 bits Packet Size	93
7.9 (b)	Wasted B.W. v/s Superframe Order for 50 bits Packet Size	93
7.10	ANFIS training	94

<b>7.11</b>	<b>System Setup for ANFIS based GTS Mechanism</b>	<b>95</b>
<b>7.12(a)</b>	<b>Result analyses among traditional, ANN and ANFIS GTS Mechanism</b>	<b>95</b>
<b>7.12(b)</b>	<b>Result analyses among traditional, ANN and ANFIS GTS Mechanism</b>	<b>95</b>
<b>7.13</b>	<b>Soft GTS Mechanism Simulator</b>	<b>97</b>
<b>7.14</b>	<b>Snapshot of menus facility provided in given simulator</b>	<b>97</b>
<b>7.15</b>	<b>Snapshot of GTS Throughput result in designed simulator</b>	<b>98</b>
<b>8.1</b>	<b>Design Flow</b>	<b>99</b>
<b>8.2</b>	<b>Design implementation of ANN on FPGA</b>	<b>101</b>
<b>8.3</b>	<b>Output of ANN from ISIM Using VHDL code</b>	<b>102</b>
<b>8.4</b>	<b>Relative Difference</b>	<b>103</b>
<b>8.5</b>	<b>Hardware setup of ANN configuration on FPGA kit</b>	<b>104</b>
<b>8.6</b>	<b>Enlarge view of Spartan 6 demo Kit</b>	<b>104</b>
<b>8.7</b>	<b>Snapshot of programming FPGA kit</b>	<b>105</b>
<b>8.8</b>	<b>Output on LED for given combination of the inputs</b>	<b>105</b>
<b>8.9</b>	<b>Typical wireless sensor nodes size</b>	<b>106</b>
<b>8.10</b>	<b>Wireless sensor node components</b>	<b>106</b>
<b>8.11</b>	<b>MICAz mote [courtesy Crossbow]</b>	<b>107</b>
<b>8.12</b>	<b>Photo of top view of an MIB520CB</b>	<b>108</b>
<b>8.13</b>	<b>MDA 100CB</b>	<b>109</b>
<b>8.14(a)</b>	<b>Programming Environment of Motes</b>	<b>111</b>
<b>8.14(b)</b>	<b>Programming Environment of Motes</b>	<b>111</b>
<b>8.15</b>	<b>Snapshot of successful programming done in motes</b>	<b>112</b>
<b>8.16</b>	<b>Screenshot of the database in Health view</b>	<b>112</b>
<b>8.17</b>	<b>Experimental Test bed using MICAz Motes</b>	<b>113</b>
<b>8.18(a)</b>	<b>Simulation Test bed</b>	<b>114</b>
<b>8.18(b)</b>	<b>MICAz Nodes &amp; Gateway Setup</b>	<b>114</b>
<b>8.19</b>	<b>Snapshot of connecting mote on gateway through USB port</b>	<b>115</b>

<b>8.20</b>	<b>Snapshot of Uploading program</b>	<b>115</b>
<b>8.21</b>	<b>Test bed versus Simulation results</b>	<b>116</b>
<b>A.1</b>	<b>Project Navigator Desktop Icon</b>	<b>136</b>
<b>A.2</b>	<b>New Project Wizard—Create New Project Page</b>	<b>136</b>
<b>A.3</b>	<b>New Project Wizard—Device Properties Page</b>	<b>137</b>
<b>A.4</b>	<b>Adding VHDL Test Bench</b>	<b>137</b>
<b>A.5</b>	<b>Process Pane</b>	<b>138</b>
<b>A.6</b>	<b>ISim Properties Dialog Box</b>	<b>138</b>
<b>A.7</b>	<b>ISim Graphical User Interface</b>	<b>139</b>
<b>A.8</b>	<b>Cable Set up</b>	<b>140</b>
<b>A.9</b>	<b>Cable Communication Setup</b>	<b>140</b>
<b>A.10</b>	<b>Snapshot of Boundary Scan</b>	<b>141</b>
<b>A.11</b>	<b>Program Launch Window</b>	<b>141</b>
<b>A.12</b>	<b>Snapshot of Programming Notepad 2</b>	<b>143</b>
<b>A.13</b>	<b>Output Section of PN2</b>	<b>143</b>
<b>A.14</b>	<b>Mode Configurations</b>	<b>144</b>
<b>A.15</b>	<b>Gateway Configuration</b>	<b>145</b>
<b>A.16</b>	<b>Database Configurations</b>	<b>145</b>
<b>A.17</b>	<b>Sensor Board Configurations</b>	<b>146</b>
<b>A.18</b>	<b>MICAz Nodes &amp; Gateway Setup</b>	<b>146</b>
<b>B.1</b>	<b>Spartan-6 XC6SLX45 CSG324C Evaluation Board</b>	<b>147</b>
<b>B.2</b>	<b>System Setup for FPGA Implementation of ANN</b>	<b>147</b>
<b>B.3</b>	<b>Output observed on LEDs</b>	<b>148</b>
<b>B.4</b>	<b>Crossbow's real time Hardware foe WSN</b>	<b>148</b>
<b>B.5</b>	<b>Mote connected on Gateway Setup</b>	<b>149</b>
<b>B.6</b>	<b>Hardware Setup</b>	<b>149</b>
<b>B.7</b>	<b>Status of Mote when data received</b>	<b>150</b>

<b>B.8</b>	<b>Snapshot of uploading Program</b>	<b>150</b>
<b>D.1</b>	<b>IEEE 802.15.4 WSN -User Interface</b>	<b>152</b>
<b>D.2</b>	<b>IEEE 802.15.4 WSN -Documentation</b>	<b>152</b>
<b>D.3</b>	<b>IEEE 802.15.4 WSN –Hardware Implementation Menu</b>	<b>153</b>
<b>D.4</b>	<b>IEEE 802.15.4 WSN –Demo</b>	<b>153</b>