CHAPTER 6

PROPOSED SCHEDULING ALGORITHMS

6.1 INTRODUCTION

×

In this chapter, we propose two new scheduling algorithms namely a modified Diagonal Propagation Arbiter (m-DPA) and Dynamic Scheduling Algorithm (DSA). In m-DPA, instead of using round robin priority scheme as DPA [51], we have changed the priority rotation dynamically based on queue occupancy to efficiently utilize the buffers. In addition to the standard modular cells, our approach requires extra hardware for priority order selection. Dynamic Scheduling Algorithm (DSA) modifies the priority rotation dynamically based on the two parameters: queue occupancy and quality of service requirement of input and output instead of three in Glimpse [19][20]. In DSA, normally queue occupancy and QoS weight are equal but as soon as individual queue in VOQs is full, its weight is doubled and it enjoys a maximum weight. DSA efficiently utilizes the buffers and at the same time gives better service to the selected inputs and outputs.

We present the simulation of 4x4, 8x8, 16x16, and 32x32 crossbar switches with m-DPA, DSA and other scheduling algorithms. The simulation results show that m-DPA saves loss of the cells due to buffer overflow and thus increases the throughput by 2% to 4% compared to DPA in case of different traffic distribution. The simulation results show that DSA saves loss of the cells due to buffer overflow and thus increases the throughput by 2% to 5% compared to DPA. The proposed DSA reduces the average latency for a given Quality of Service class input output and increases the average latency of other inputs and outputs.

We also present the design and implementation of 4x4 and 8x8 crossbar switches with m-DPA and DSA scheduling algorithms and compare it with DPA algorithm in terms of area requirement.

6.2 NEED OF m-DPA and DSA

Symmetric scheduling algorithm, named Diagonal Propagation Arbiter (DPA) is used for configuring the crossbar in input-queued switches that support Virtual Output Queuing (VOQ). Round robin priority rotation scheme in DPA gives good fairness to all the cells, but performs average under bursty arrivals and non-uniformly distributed traffic as discussed in chapter 5. Assume that there are three VOQ buffers are full in diagonal 3 as shown in figure 6.1. Now if it has lowest priority than other diagonal then diagonal 3 will lost the new incoming cells. So in bursty traffic arrival case there is no point to rotate the priority in round robin.

Quality of Service has been one of the important areas in networking and DSA supports QoS along with buffer occupancy. So high QoS input output always have an edge over other input output. Low priority input output data can be taken care by using buffer occupancy status.

6.3 m-DPA ARCHITECTURE

Suppose buffer capacity in each queue is k. If buffer size of any VOQ reaches k then any packet now enters into the cell will lost. So we convert that cell into red-zone as shown in figure 6.1. During each time slot, numbers of cells whose buffers are in the red-zone for each diagonal group are calculated and priority is given to the group with maximum number of cells having red-zone buffers .



Figure 6.1 m-DPA architecture

In case of diagonal groups having equal number of red-zone cells are found, priority vectors will rotate as usual in round robin fashion. Thus, the most urgent diagonal group which is likely to loss the packet is routed through the switch first, and so on. This way, our scheme for priority order selection has a propensity towards saving cell loss in case of buffer overflows. Intuitively, benefit of the scheme will be puffed-up in cases of unevenly distributed and bursty traffics. Hence, throughput of the crossbar switch will be increased.

6.4 DYNAMIC SCHEDULING ALGORITHM ARCHITECTURE

In DSA the priority order is varied dynamically with respect to following corresponding parameters:

- 1. Queue occupancy (buffer size of each VOQ)
- 2. Quality of Service (QoS)



Figure 6.2 DSA Scheduler Architecture

Figure 6.2 depicts the architecture of DSA scheduler. QoS of a cross-point is obtained by summing QoS of corresponding input (Q_{in}) and output (Q_{out}) lines. Buffer Status (BS) signal of a VOQ indicates the present percentage occupancy of the VOQ in terms of number of packets. It is multiplied by a variable factor (say K). This feature imparts dual behavior to the DSA. There are two cases; viz. BS < 100% and BS = 100%, for which K may assume one of the values given in table-6.1.

Laure V.1. Values VI K						
Case	K	Behavior				
BS < 100 %	< 2	Strong capitalistic				
	= 2	Fair				
	>2	Socialistic				
BS = 100 %	>2	Socialistic and				
		Cautious				

Table 6.1: Values of K

For simulation, analysis and implementation purposes, it is assumed that K = 2 when BS is less than 100% and K=4 when BS is equal to 100%. That is, when queues are not overflowing, QoS and queue occupancy enjoy equal weight (K=2). Thus, DSA decides priority in a dynamic order determined by QoS and queue occupancy. In this case QoS has considerable weightage hence it is a capitalistic approach. When any of the queues is fully occupied, i.e. it has reached into red zone [100] and is likely to lose packets, then; weight of queue occupancy for that particular queue is doubled (k=4) compared to weight of QoS. In this case QoS has less weightage than queue occupancy, hence it is a socialistic approach. After deciding weight of each VOQ in input port, we sort the VOQs in input port based on weight and arrange them in descending order. VOQs with the highest weight, from all the input ports are again sorted by second sorter. Based on the results, internal clocks are swapped and given to the grant block of each input, which decides grants. That is, DSA takes up a cautious step to avoid packet loss and to decrease packet latency by discouraging QoS and select socialistic approach. This dual behavior (normally capitalistic and when buffer is full socialistic) of DSA makes it more dynamic and robust to different traffic models.

6.5 MATLAB SIMULATION OF m-DPA AND DSA WITH OTHER SCHEDULING ALGORITHMS

We have simulated m-DPA and DSA with other algorithms for 4x4, 8x8, 16x16, and 32x32 crossbar switches with four different traffic models (A,B,C and D) using MATLAB 7.0 as we have done in chapter 5. Algorithms are simulated for 10000 time slots and the results are taken by averaging the outcomes for 100 simulations for 4x4 and 8x8 switches. Algorithms are simulated for 1000 time slots and the results are taken by averaging the outcomes for 10 simulations for 16x16 and 4 simulations for 32x32 switches and various parameters like throughput (efficiency), average latency and delay variance have been measured for variation in offered load as well as variation in buffer size. For variation in offered load the buffer size is 2 in 4x4, 3 in 8x8 and 16x16 switches, while buffer size is 4 in 32x32 switches. For variation in buffer size the offered load is 90% for 4x4 switch and 80% for 8x8, 16x16 and 32x32 switches.

6.5.1 4x4 Switch Comparison

A. With i.i.d. Bernoulli arrivals and uniformly distributed destinations:

Simulation results from 6.3 to 6.8 show that for this traffic model, throughput of m-DPA increases by 0.5% to 1.5% compared to DPA. Average latency and delay variance for m-DPA are at par with DPA. Throughput of DSA increases by 2.0% to 6.0% compared to DPA. Average latency and delay variance for DSA are at par with DPA.



Figure 6.3 Throughput (%) v/s offered load



Figure 6.5 Average Latency v/s offered load







Figure 6.6 Average Latency v/s Buffer size.



Figure 6.7 Delay variance v/s offered load



B. With i.i.d. Bernoulli arrivals and non-uniformly distributed destinations:

Simulations are done for normally distributed destinations. Results are plotted from figure 6.9 to 6.14, throughput (efficiency) of m-DPA increases by 0.5% to 2.0% compared to DPA. Average latency increases by 1 to 2 timeslots in m-DPA compared to DPA for figure 6.11 and 6.12. Delay variance increases by 2 to 4 timeslots in m-DPA compared to DPA for offered load variation as shown in figure 6.13, but it increases by 10 to 140 timeslots for buffer size variation as shown in figure 6.14.

Throughput (efficiency) of DSA increases by 1.0% to 3.0% compared to DPA. Average latency increases by 1 to 3 timeslots in DSA compared to DPA for figure 6.11 and 6.12. Delay variance increases by 5 to 65 timeslots in DSA compared to DPA for offered load variation as shown in figure 6.13, but it increases by 20 to 150 timeslots for buffer size variation as shown in figure 6.14.



Figure 6.9 Throughput (%) v/s offered load



Figure 6.11 Average Latency v/s offered load



Figure 6.13 Delay variance v/s offered load



Figure 6.10 Throughput (%) v/s Buffer size



Figure 6.12 Average Latency v/s Buffer size.



Figure 6.14 Delay variance v/s Buffer size.

C. With bursty arrivals and uniformly distributed destinations:

We illustrate the effect of burstiness on m-DPA and DSA using an on-off arrival process. Simulation results from figure 6.15 to 6.20 are shown below.

Results show that throughput (efficiency) of m-DPA increases by 0.5% to 1.5% compared to DPA for offered load variation as shown in figure 6.15. Average latency as well as delay variance of m-DPA are at par with DPA.

Throughput (efficiency) of DSA increases by 1.0% to 2.5% compared to DPA for offered load variation as shown in figure 6.15. Average latency as well as delay variance of DSA are at par with DPA.



Figure 6.15 Throughput (%) v/s offered load







Figure 6.16 Throughput (%) v/s Buffer size



Figure 6.18 Average Latency v/s Buffer size.



D. With bursty arrivals and non-uniformly distributed destinations:

We illustrate the effect of burstiness as well as non-uniform distribution for output on DSA in this traffic model. Simulation results from figure 6.21 to 6.26 are shown below.

Throughput (efficiency) of m-DPA increases by 0.5% to 2.0% compared to DPA for offered load variation as shown in figure 6.21. Average latency as well as delay variance of m-DPA are at par with DPA.

Throughput (efficiency) of DSA increases by 0.5% to 2.5% compared to DPA for offered load variation as shown in figure 6.21. Average latency is at par with DPA but delay variance increases by 1 to 3 time slots.



Figure 6.21 Throughput (%) v/s offered load



Figure 6.22 Throughput (%) v/s Buffer size



Figure 6.23 Average Latency v/s offered load



Figure 6.25 Delay variance v/s offered load



Figure 6.24 Average Latency v/s Buffer size



Figure 6.26 Delay variance v/s Buffer size.

6.5.2 8x8 Switch Comparison

A. With i.i.d. Bernoulli arrivals and uniformly distributed destinations:

Simulation results from figures 6.27 to 6.32 show that for this traffic model, throughput of m-DPA increases by 0.5% to 1.5% compared to DPA. Average latency and delay variance for m-DPA are at par with DPA.

Throughput of DSA increases by 1.0% to 4.0% compared to DPA. Average latency for DSA is at par with DPA. Delay variance in DSA is at par with DPA. In case of buffer size variation delay variance of DPA increase with increase in buffer size and it remains constant after buffer size 4 in DSA.



Figure 6.27 Throughput (%) v/s offered load



Figure 6.29 Average Latency v/s offered load



Figure 6.31 Delay variance v/s offered load



Figure 6.28 Throughput (%) v/s Buffer size



Figure 6.30 Average Latency v/s Buffer size



Figure 6.32 Delay variance v/s Buffer size.

B. With i.i.d. Bernoulli arrivals and non-uniformly distributed destinations:

Simulations are done for normally distributed destinations. Results are plotted from figure 6.33 to 6.38. Results show that for this traffic model, throughput (efficiency) of m-DPA increases by 1.0% to 2.0% compared to DPA. Average latency increases by 1 to 1.5 timeslots in m-DPA compared to DPA for figure 6.35 and 6.36. Delay variance increases by 5 to 27 timeslots in m-DPA compared to DPA

for offered load variation as shown in figure 6.37 but it increases by 10 to 70 timeslots for buffer size variation as shown in figure 6.38.

Throughput (efficiency) of DSA increases by 0.5% to 2.5% compared to DPA. Average latency increases by 1 timeslots in DSA compared to DPA for figure 6.35 and 6.36. Delay variance increases by 10 to 80 timeslots in DSA compared to DPA as shown in figure 6.37 and figure 6.38.



Figure 6.33 Throughput (%) v/s offered load



Figure 6.35 Average Latency v/s offered load



Figure 6.37 Delay variance v/s offered load



Figure 6.34 Throughput (%) v/s Buffer size



Figure 6.36 Average Latency v/s Buffer size



Figure 6.38 Delay variance v/s Buffer size.

C. With bursty arrivals and uniformly distributed destinations:

We illustrate the effect of burstiness on m-DPA using an on-off arrival process. Simulation results from figure 6.39 to 6.44 are shown below. They show that throughput (efficiency) of m-DPA increases by 0.5% to 1.5% compared to DPA for offered load variation as shown in figure 6.39. Average latency as well as delay variance of m-DPA is at par with DPA.

Throughput (efficiency) of DSA increases by 0.5% to 2.0% compared to DPA for offered load variation as shown in figure 6.39. Average latency of DSA is at par with DPA. Delay variance for DSA in case of offered load increases by1 to 10 time slots while in case of buffer size variation it is at par with DPA.



Figure 6.39 Throughput (%) v/s offered load



Figure 6.41 Average Latency v/s offered load



Figure 6.40 Throughput (%) v/s Buffer size



Figure 6.42 Average Latency v/s Buffer size



Figure 6.43 Delay variance v/s offered load

Figure 6.44 Delay variance v/s Buffer size.

D. With bursty arrivals and non-uniformly distributed destinations:

We illustrate the effect of burstiness as well as non-uniform distribution for output on m-DPA in this traffic model. Simulation results from figure 6.45 to 6.50 are shown below. They show that throughput (efficiency) of m-DPA increases by 0.5% to 2.0% compared to DPA for offered load variation as shown in figure 6.45. Average latency of m-DPA is at par with DPA while delay variance of m-DPA increases 1 to 2 time slots compared to DPA as shown in figures 6.49 and 6.50.

Throughput (efficiency) of DSA increases by 0.5% to 2.5% compared to DPA for offered load variation as shown in figure 6.45. Average latency of DSA is at par with DPA while delay variance of DSA increases 1 to 6 time slots compared to DPA as shown in figures 6.49 in offered load and at par in buffer size variation as shown in figure 6.50.











Figure 6.47 Average Latency v/s offered load



Traffic model D (8x8 crossbar switch) 1.8 PIM 1.6 RRM Average Latency (time slots) iSLIP 1.4 RPA DPA 1.2 m-DPA DSA 1 4 0.8 0.0 0.2 3 5 Buffer size

Figure 6.48 Average Latency v/s Buffer size



Figure 6.49 Delay variance v/s offered load

Figure 6.50 Delay variance v/s Buffer size.

6.5.3 16x16 switch Comparison

A. With i.i.d. Bernoulli arrivals and uniformly distributed destinations:

Simulation results from figures 6.51 to 6.56 show that for this traffic model, throughput of m-DPA increases by 0.5% to 1.0% compared to DPA. Average latency for m-DPA is at par with DPA and delay variance in case of offered load is at par with DPA but in case of buffer size delay variance increases by 5 to 30 time slots.

Throughput of DSA increases by 1.0% to 4.0% compared to DPA. Average latency for DSA increases by 1 to 4 time slots for offered load variation and at par with DPA for buffer size variation. Delay variance in case of offered load increases by 10 to 150 time slots for offered load variation and at par with DPA in case of buffer size variation



Figure 6.51 Throughput (%) v/s offered load



Figure 6.53 Average Latency v/s offered load



Figure 6.55 Delay variance v/s offered load



Figure 6.52 Throughput (%) v/s Buffer size



Figure 6.54 Average Latency v/s Buffer size



Figure 6.56 Delay variance v/s Buffer size.

B. With i.i.d. Bernoulli arrivals and non-uniformly distributed destinations:

Simulations are done for normally distributed destinations. Results are plotted from figure 6.57 to 6.62. Results show that for this traffic model, throughput (efficiency) of m-DPA increases by 0.5% to 1.0% compared to DPA. Average latency is at par with DPA as shown in figures 6.59 and 6.60. Delay variance increases by 2 to 4 timeslots in m-DPA compared to DPA for offered load variation as

shown in figure 6.61 but it increases by 5 to 60 timeslots for buffer size variation as shown in figure 6.62.

Throughput (efficiency) of DSA increases by 0.5% to 2.5% compared to DPA. Average latency is at par with DPA as shown in figures 6.59 and 6.60. Delay variance increases by 5 to 45 time slots for offered load variation and 10 to 75 time slots for buffer size variation in DSA compared to DPA as shown in figure 6.61 and figure 6.62.



Figure 6.57 Throughput (%) v/s offered load



Figure 6.59 Average Latency v/s offered load



Figure 6.61 Delay variance v/s offered load



Figure 6.58 Throughput (%) v/s Buffer size



Figure 6.60 Average Latency v/s Buffer size



Figure 6.62 Delay variance v/s Buffer size.

C. With bursty arrivals and uniformly distributed destinations:

We illustrate the effect of burstiness on m-DPA using an on-off arrival process. Simulation results from figure 6.63 to 6.68 are shown below. They show that throughput (efficiency) of m-DPA increases by 0.5% to 1.0% compared to DPA for offered load variation as shown in figure 6.63. Average latency of m-DPA is at par with DPA. Delay variance increases by 2 to 5 time slots for m-DPA in offered load and it increases by 1 to 2 time slots in case of buffer size variation as shown in figure 6.67 and 6.68.

Throughput (efficiency) of DSA increases by 0.5% to 2.0% compared to DPA for offered load variation as shown in figure 6.63. Average latency of DSA is at par with DPA. Delay variance increases by 2 to 7 time slots for DSA in offered load and it increases by 1 to 2 time slots in case of buffer size variation as shown in figure 6.67 and 6.68.



Figure 6.63 Throughput (%) v/s offered load







Figure 6.64 Throughput (%) v/s Buffer size



Figure 6.66 Average Latency v/s Buffer size



Figure 6.67 Delay variance v/s offered load



D. With bursty arrivals and non-uniformly distributed destinations:

We illustrate the effect of burstiness as well as non-uniform distribution for output on m-DPA in this traffic model. Simulation results from figure 6.69 to 6.74 are shown below. They show that throughput (efficiency) of m-DPA increases by 0.5% compared to DPA for offered load variation as shown in figure 6.69. Average latency and delay variance of m-DPA are at par with DPA as shown in figures 6.73 and 6.74.

Throughput (efficiency) of DSA increases by 0.5% to 2.0% compared to DPA. Average latency and delay variance of DSA are at par with DPA.



Figure 6.69 Throughput (%) v/s offered load



Figure 6.70 Throughput (%) v/s Buffer size



Figure 6.71 Average Latency v/s offered load



Figure 6.73 Delay variance v/s offered load



Figure 6.72 Average Latency v/s Buffer size



Figure 6.74 Delay variance v/s Buffer size.



Figure 6.75 Throughput (%) v/s offered load







Figure 6.77 Average Latency v/s offered load



Figure 6.78 Average Latency v/s Buffer size



Figure 6.79 Delay variance v/s offered load



Figure 6.80 Delay variance v/s Buffer size



Figure 6.81 Throughput (%) v/s offered load



Figure 6.82 Throughput (%) v/s Buffer size



Figure 6.83 Average Latency v/s offered load



Figure 6.85 Delay variance v/s offered load



Figure 6.87 Throughput (%) v/s offered load



Figure 6.84 Average Latency v/s Buffer size



Figure 6.86 Delay variance v/s Buffer size.



Figure 6.88 Throughput (%) v/s Buffer size



Figure 6.89 Average Latency v/s offered load



Figure 6.91 Delay variance v/s offered load



Figure 6.93 Throughput (%) v/s offered load



Figure 6. 90 Average Latency v/s Buffer size



Figure 6.92 Delay variance v/s Buffer size



Figure 6.94 Throughput (%) v/s Buffer size





Figure 6.95 Average Latency v/s offered load

Figure 6.96 Average Latency v/s Buffer size



Figure 6.97 Delay variance v/s offered load



Simulation results from figures 6.79 to 6.98, shows 32x32 switch comparison. The analysis of 32x32 switch results resembles that of 16x16 switch result.

6.5.5 High QoS DSA Simulation Results

We have separated and simulated High QoS input output within a DSA with other algorithms for 4x4, crossbar switches with four different traffic models (A,B,C and D) using MATLAB 7.0. Algorithms are simulated for 1000 time slots and results are taken by averaging the outcomes for 100 simulations. Various parameters like throughput (efficiency), average latency and delay variance have been measured for variation in offered load as well as variation in buffer size. For variation in offered load the buffer size is 3, and for variation in buffer size the offered load is 90%.

From all the simulation result as shown in figure 6.99 to 6.122 high QoS input output in DSA always get the highest throughput (efficiency), lowest average latency and lowest delay variance.













Figure 6.101 Average Latency v/s offered load



Figure 6.103 Delay variance v/s offered load

Figure 6.102 Average Latency v/s Buffer size







Figure 6.105 Throughput v/s offered load

3 Traffic model B (4x4 crossbar

3.5

2.5

2

1.5

1 0.5

10 20

Average Latency (time slots)

switch)

---- RPA

- PIM

DPA

m-DPA

30 40

High QOS DSA input/output

- iSLIP

∢— DSA



Figure 6.106 Throughput v/s Buffer size



Figure 6.107 Average Latency v/s offered load

50 60 Offered load(%) 70

Figure 6.108 Average Latency v/s Buffer size



Figure 6.109 Delay variance v/s offered load



Figure 6.110 Delay variance v/s Buffer size.



Figure 6.111 Throughput v/s offered load



Figure 6.113 Average Latency v/s offered load



Figure 6.115 Delay variance v/s offered load



Figure 6.112 Throughput v/s Buffer size



Figure 6.114 Average Latency v/s Buffer size



Figure 6.116 Delay variance v/s Buffer size.



Figure 6.117 Throughput v/s offered load



Figure 6.118 Throughput v/s Buffer size



Figure 6.119 Average Latency v/s offered load



Figure 6.121 Delay variance v/s offered load



Figure 6.120 Average Latency v/s Buffer size



Figure 6.122 Delay variance v/s Buffer size

6.6 VLSI IMPLEMENTATION OF m-DPA

We have implemented 4x4 and 8x8 ATM crossbar switches with m-DPA algorithm using ALTERA'S QUARTUS II tool. Scheduler of 4x4 m-DPA consists of following sub blocks as shown in figure 6.123. 1. Req_allip 2. schedular44m 3. Grt_for_ip 4. M_group44m 5. Gr_arng44M. Out of five blocks req_all_ip and Grt_for_ip sub blocks are same as RRM's and other scheduler's subblocks.

1

Block schedular44m is same as schedualr subblock of DPA with one modification. One more input signal gr_arrng[1..4] is given to schedular44m subblock, which decides the starting point of priority vector in m-DPA. Depending on the current VOQ buffer status, indicated by the usedwxx output of input_port, M-group44M block calculate no of red-zone buffer in the particular group of m-DPA. as shown in figure 6.124. Subblock GR_ARNG44M set the corresponding group bit high in gr_arng[1..4] output, as shown in figure 6.125. Signal gr_arng[1..4] is input to the schedular44m subblock.



Figure 6.123 Implementation details of m-DPA

Name:		125.0ns	250.0ns	375.0ns	500.0ns	625.0ns	750.0ns	875.0ns	1.0
[l] sch_clk									
[I] usew11					69				
[I] usew12					112				
[I] usew13				· · · · · · · · · · · · · · · · · · ·	117				
[l] usew14					54				
[l] usew21					18				
[I] usew22					52				
[I] usew23					69				
[I] usew24					86				
[I] usew31					118				
[l] usew32		·····			25				
[I] usew33					40				
[I] usew34					50				
[I] usew41					130				
[I] usew42					101				
[l] usew43					72				
[l] usew44					132				
[0]91					0				
[O]g2	οχ				1				
[O]g3	οχ				3	·····			
[O]g4	<u> </u>				1				

Figure 6.124 Simulation waveform of m-group44m

Name:	_Value:	0.0ns	780.0ns	800.0ns	820.0ns	840 Ons	860.0ns	880.0ns	900.0ns	920.0ns	940.0ns	960.0ns	980.Ons	
j ⊡} ∓ g1	T HO							<u>0</u> :				· · · · · · · · · · · · · · · · · · ·		
@ ₽ g2	H1							1		÷				
67 93	H3				<u>;</u>			3:						
@≫ g4	H1							1			<u>.</u>	() ; ; ;		
gr_ang	B 0010						· · ·	0010			· · ·			

Figure 6.125 Simulation waveform of gr_arng44m

Based on the implementations, we present the area analyses of DPA and m-DPA in Table 6.3 and 6.4.

6.7 VLSI IMPLEMENTATION OF DSA

			••••	•:
_usedw00[70]		neddienew]	*
usedw01[70]				
usedw02[70]				:
usedw03[70]				:
usedw10[70]				
usedw11[70]				•
usedw12[70]				:
usedw13[70]	owrst ol			
usedw20[70]				
usedw21[70]	0020[70]			
usedw22[70]				
usedw23[70]	0022[70]			
usedw30[70]				
usedw31[70]	0036[76]			ip_to_0[30]
pr0[3.0]				ip_to_1[30]
usedw32[70]	REQUES. 0	IP_TU_ILS.		ip_to_2[30]
pr1[30]				ip_to_3[3.0]
usedw33[70]	REQIUST OF	18_10_313.		:
pr2[3.0]				
qin0[20] ;			1	•
pr3[30]				
qin1[20]				
qin2[20]			-	:
qin3[20]				
qout0[20]		•		
qout1[20]				
qout2[20]				
qout3[20]				
sclk	- SOLK			:
reset :				:
add_clk				
				;
	.\$7			.:

Figure 6.126 Scheduler block of DSA

Overall architecture of 4x4 switch using DSA scheduling algorithm is same as architecture of 4x4 switch using other scheduling algorithms as shown and described in figure 5.108. Scheduler block of DSA is different, which is described in figure 6.126. The inputs usedw00----- usedw33 are used to describe the status of buffer size in input port. The inputs qin0...qin3 and qout0...qout3 are used to indicate the QoS of input/output. The inputs pr0 to pr3 are used to indicate the request status from each VOQ.



Figure 6.127 Internal Architecture of Scheduler (Mix1 schedulenew)

The internal architecture of DSA scheduler is described in figure 6.127. Priority resolver subblock internal architecture is described in figure 6.128. Priority resolver subblock takes usedword status and QoS status of each individual input/output and generates the priority for the input/output connection. The usew_converte converts each VOQ buffer status into 3 bits. In our implementation the buffer size in the FIFO is 4. We map the buffer size from 0 to 4 in 3 output bits in usew_converte subblock as shown in table 6.2.

Size of the buffer indicated by used word	ATM packet	Output bit mapping		
used_word = 0	0	000		
$0 < used_word \le 53$	1	010		
$53 < used_word \le 106$	2	100		
$106 < used_word \le 159$	3	110		
$159 < used_word \le 212$	4	111		

Table 6.2: Mapping of ATM Packet in Buffer

In usew converte sub block for each input-output pair this process is done by ATM cell size 3 as shown in figure 6.129 and simulation of ATM cell size 3 is as shown in figure 6.130. QoS of input and output are added as shown in figure 6.128 and simulation is shown in figure 6.131. Mult24 block adjust the k factor if input is less than 7 output is twice the input but if input is equal to 7 (buffer size =4 =full) then output is four times the input as shown in figure 6.132. As shown in figure 6.128 Add 4 5 6 sub block adds 5 bit buffer size(Normally 4 bit except buffer size is maximum) with 4 bit QoS. Mixer sub block combines the priority status, destination address and request as shown in simulation waveform 6.133. Let us take m032 output waveform, which is req bit (1) appended with destination number(10), and pr32(001011). Batcher-dyn0, to Batcher-dyn3 are batcher sorter used to sort the priority status at each input and arrange in descending order from O0 to O3, become hax to hdx as shown in internal architecture figure 6.134. These blocks also append the source number as shown in simulation waveform figure 6.135.One more batcher sorter is used in testz subblock as shown in figure 6.136 to sort the highest priority among the highest priority of all input ports. These sorted signals are used to swap the clocks. Based on main clock dclk and packet clock sclk, Clkipol subblock generates 6 different clocks; Srclk, (To reset the last time slot status), clkl(To latch the data) and four other clocks for four input scheduler blocks Gloabalschedipxnox, as shown in simulation waveform figure 6.137. Clk swp subblock in figure 6.138 swap the clocks based on the sorted inputs (in0 to in3 in descending order) and source number (bits 10 and 9 of in0 to in3). Pri latch block latches the data with clkl clock. Four ORG41 subblocks are 4 input OR gate to inhibit that particular output for other inputs. Globalschedipxnx block generates 4 bit grant for that x input port based on the hax to hdx, inhibit inputs ix0 to ix3 and the clock (which was already swapped and arranged in priority order.) Simulation waveforms are shown in figure 6.139.



Figure 6.128 Internal Architecture of Priority Resolver

	······································
USedw0017_01ATN_CELL_SIZE_3 P U 00[2.0]	usedw20[7.0] ATM_CELL_SIZE_3 0_U_20[2.0]
USEDW_8[70] USEDW_3[20]	134
ATH_CELL_SIZE_3	usedw21[7.0] ATM_CELL_SIZE_3 ou 21[2.0]
USEDW_8[70] USEDW_3[20]	USEDW_8[70] USEDW_3[20]
ATM CPU STZF 3	ATH_CELL_SIZE_3
USEDW_02[7.0] USEDW_017.0] USEDW_02[7.0] D_002[2.0]	USEDW_8[70] USEDW_3[20]
Usedw03[7.0]: 0.0.03[2.0]	USEDW_3[7.0] USEDW_3[2.0] 0_U_23[2.0]
A	4.9.7
usedw10[7.0]ATH_CELL_SIZE_3 0_u_10[2.0]	usedw30[7.0] ATM_CELL_SIZE_3 0_u_30[2.0]
USEDW_8[70] USEDW_3[20]	USEDW_8[70] USEDW_3[20]
ATN_CELL_SIZE_3	Usedw3117 01ATH_CELL_SIZE_3 a u 3112 01
USEDW.1(7.0) USEDW_8[70] USEDW_3[20]	USEDW_8[70] USEDW_3[20]
ATH CELL SIZE 3	ATH_CELL_SIZE 3
usedw1207 01: p u 1202 01	
USEDW_8[7. 0] USEDW_3[2. 0]	USEDW_8[70] USEDW_3[20]
326.	40
USEDW_8[7.0] USEDW_9[7.0] USEDW_9[2.0]	Usedw33[7.0] USEDU_0[70] USEDU_3[20] 340 USEdw33[7.0] ATH_CELL_SIZE_3 USEDW33[7.0] USEDU_0[70] USEDU_3[20]
Usedw13[7.0] USEDU_8[70] USEDU_3[20]	Usedw33[7.0] USEDU_0[7.0] USEDU_3[2.0] 440 Usedw33[7.0] USEDU_0[7.0] USEDU_3[2.0] USEDU_0[7.0] USEDU_3[2.0] 441

Figure 6.129 Internal Architecture of usew_converte

Name:	Value:	100	.Ons 200	.Ons 30		0.0ns 500
www_B usedw_B	D 68	68	(44	125) 0	X 170
wisedw_3	H4	4	2	6	χο	χ 7
	1					

Figure 6.130 Simulation waveform for ATM_CELL_SIZE_3

Name:	Value:	840.0ns	880.0ns	920.0ns	960.0ns	1.(
<pre>pos_in_0[20]</pre>	D5			5		
@ * qos_in_1(20)	D2			2		
🗊 qos_in_2[20]	D3			3		
💕 qos_in_3[20]	D4			4	-11	
<pre>pros_out_0[20]</pre>	D 2			2		
@ qos_out_1[20]	D5			5		
qos_out_2[20]	D 4			4		
💕 qos_out_3[20]	D7			7		
- qos_00[30]	D7			7		
🛲 qos_01[30]	D 10			10		
- (02[3 0]	D9			9		
🕬 qos_03[30]	D 12	······		12		
🖚 qos_10[30]	D4			4		
🕬 qos_11[30]	D7			7		
	D6	· · · · · · · · · · · · · · · · · · ·		6		
405_ 13[30]	D9			9		
400 qos_20[30]	D5			5		
🖚 qos_21[30]	DB			8		
🖚 qos_22[30]	D7			7		
405_23[30]	D 10			10	-	
405_30[30]	D6			6		
409 qos_31[30]	D9			9		
405_ 32[30]	D8			8		
aos_33[30]	D 11			11		
	1	1				

Figure 6.131 Simulation waveform for QoS

Name: Va	alue:	40.1	Dns 8	0.0ns	120.0ns	160.	Ons 20	10.0r	s 2	40.
in_1 ∎	H7		(4	<u>}</u> 2	Σ	6	0	X	7	7
🖅 result	H1C	00	80	(04		OC X	00	χ	10	X

Figure 6.132 Simulation waveform for mult24

Name:	Value:).Ons	800.0ns	840.0ns	880.0ns	920.0ns	960.0ns
🔊 pr00	B 110010	ŀ	1	:	1:10010	:	
@ ── pr01	B 000101	:		:	000101	 ; ;	:
@≫ pr02	B 111100				111100		
m pr03	B 001111	-			001111		
🔊 pr30	B 011110	:			011110		
🔊 pr31	B 000110				000110	;	:
☞ pr32	B 001011	:		:	001011		
@ ┣ pr33	B 001100	:			001100		
req0	B 0010				0010		
ini⊅ req1	B 0101	:		:	0101		
req2	B 1011	:	:		1011		
req3 €	B 1111	;			1111		
- 700 mo30	B 100011110	:		1	00011110		
🔊 mo31	B 101000110			1	D1000110		
200 mo32	B 110001011			1	10001011		
- mo33	B 111001100	:		. 1	11001100		
	1	1					

Figure 6.133 Simulation waveform for mixer





			.:∪.∠ns ⊠			
Name:	Value:	5	0.Dns	100.0ns	150.0ns	200.0ns
- sorter_clk	1					
🜮 in3[80]	-			.00000	0000	
in2[80]	-	00000111			000000000	
💕 in1[80]	-	000000011			000000000	
🗭 in0[80]	-	000001000			000000000	
a3[100]	-			000000	00000	
no2[100]	-	0000000000	0000000011		0000000000	<u> </u>
📸 o1[100]	-	0000000000	0000000111	<u> </u>	0000000000	
🐨 o0[100]	-	0000000000	00000001000		: 0000000000	
	1		F			



189



Figure 6.136 Internal Architecture of TestZ block

Name:	_Value:	6.225us	6.25us	6.275us	6.3us
i dcik	1				пппп
🕪 scik	1				
- 🗃 tmp3	0				
- mp2	D				
- D tmp1	0				
- 🔊 tmp0	0				
- 🗇 tmpr	O				
- 🕬 tmpl	0		1		
💕 count	DO	0 1 χ ₂	X 3 X 4 X 5 X 6	X7 (0

Figure 6.137 Simulation waveform for clkipol

Name:	_Value:	0.2us	20.24us	20.28us	20.32us	20.36us	20.4us	20.44us	20.48
🕬 reset	ι Ο	Щ				•			
🕬 clk	0	INNI	որորդ	ուսու	uuuu	ոտուս	ոսու	າທາກກາ	MM
📂 cki0	1								
🗃 - cki1	0					Л			
🗊 – cki2	0								
📂 cki3	D					Π			
- 🎰 ckop0	0					Л			
-@ ckop1	0					Π			
- 🔊 ckop2	0								
-@ ckop3	0					Π			
in0	H 180			·		180			
📂 in1	H 790					790			
📂 in2	H 580					580			
🔊 in 3	H 360					360	-		



Name:	Value:	125.0ns	250,0ns	375.0ns	500.0ns	625.0ns	750.0ns	875.0ns	1.
- reset		1							
🔊 – cik	1				Л				
🗊 – scik	0								
mr ha0	H 13F				13F			1	
hb0	H 14D				14D				
nc0	H 189				189				
📂 hdÜ	H 1C5				1C5				
🔊 - inhi3	0		_						
inhi2	0								
🜮 inhi1	1						[
🜮 inhi0	1							<u>і </u>	
-@> cinhi3	· O								
-@ oinhi2	1								
- oinhi1	O						<u> </u>		
🗝 oinhi0	o				ſ				
grant_out	H4	0	2) D	Χ	1	χo	4	



6.8 VLSI AREA REQUIREMENT OF m-DPA AND DSA

4x4 and 8x8 ATM crossbar switches with DPA, m-DPA and DSA algorithms are implemented using ALTERA'S QUARTUS II tool. Based on the implementations, Table 6.3 and 6.4 present the area analyses of DPA, m-DPA and DSA.

Scheduling	Device	Total Logic	Total	Total Memory	
Algo./ Project		Elements	Pins	Bits	
DPA	EP20k1500EB	5,656 / 51,840	87 / 488	33,920 / 442,368	
ATM_DPA_4x4	C652-1	(11%)	(18%)	(8%)	
mDPA	EP20k1500EB	5,816 / 51,840	87 / 488	33,920 / 442,368	
atm_dap44m	C652-1	(11%)	(18%)	(8%)	
DSA	EP20k1500EB	6,907 / 51,840	111 / 488	33,920 / 442,368	
ATM_DSA_4x4	C652-1	(13 %)	(23%)	(8%)	

Table 6.3 DPA/ m-DPA/DSA area analysis for 4x4 ATM switch

Table 6.4 DPA/m-DPA/DSA area analysis for 8x8 ATM switch

Scheduling	Device	Total Logic	Total	Total Memory	
Algo./ Project		Elements	Pins	Bits	
DPA	EP20k1500EB	22,778 / 51,840	178 / 488	133,376 /	
ATM_DPA_8x8	C652-1	(44%)	(36%)	442,368	
× .				(30%)	
mDPA	EP20k1500EB	23,178/51,840	178 / 488	136,960/442,368	
ATM_DPA_88m	C652-1	(45%)	(36%)	(31%)	
d					
DSA	EP20k1500EB	25,558 / 51,840	226 / 488	133,376 /	
ATM_DSA_88	C652-1	(49%)	(46%)	442,368 (30 %)	

6.9 SUMMARY

In this chapter, we have presented two scheduling algorithms, m-DPA and DSA for solving the symmetric scheduling algorithm for input queued cross bar switches.

m-DPA is implemented using Altera's QuartusII 3.0 software in VHDL. This algorithm is feasible to implement in current VLSI technology. We have shown that for unevenly distributed and bursty traffic, cell loss rate is reduced, resulting in improvement in the throughput. Due to on-off traffic

pattern (C and D) the advantage of m-DPA vanishes after buffer size crosses threshold for buffer size variation.

A Dynamic Scheduling Algorithm, solving the symmetric scheduling problem with VOQ-based input queued crossbar switches is introduced and results from computer simulations and VHDL implementation are shown to prove the effectiveness of the algorithm in terms of rise in throughput (efficiency) by 2% to 5% at the cost of latency in traffic pattern B. It can be seen that the benefits of DSA are more pronounced with high QoS inputs outputs. It provides extremely high throughput (efficiency) and lowest average latency and delay variance to high QoS inputs outputs with only 2 % more area than DPA, in 4x4 switch and 5% more area than DPA in 8x8 switch. Also as seen from the results, benefits of DSA are more pronounced in cases of larger switches with small buffering capacity.