



CONTENTS

ACKNOWLEDGEMENT	I
CERTIFICATE	II
DECLARATION	III
DEDICATION	IV
ABSTRACT	V
CONTENTS OF THESIS	VI
LIST OF FIGURES	XIII
LIST OF TABLES	XXI
LIST OF ABBREVIATIONS	XXII

CHAPTER 1

INTRODUCTION

1	1.1	INTRODUCTION.....	001
	1.2	NETWORK PROCESSOR.....	002
	1.2.1	PACKET ENCRYPTION FUNCTION OF NETWORK PROCESSOR	003
	1.2.2	PACKET CLASSIFICATION FUNCTION OF NETWORK PROCESSOR.....	003
	1.3	THE SWITCHING FABRIC.....	005
	1.4	SCHEDULING ALGORITHMS	007
	1.5	PREVIOUS WORK.....	008
	1.6	CONTRIBUTIONS OF THE THESIS.....	009

1.7	ORGANIZATION OF THESIS.....	011
1.8	LIST OF PAPERS (PRESENTED/PUBLISHED) BASED ON THIS RESEARCH WORK.....	011
 <u>CHAPTER 2</u>		
NETWORK PROCESSOR AND SWITCHING FABRIC ARCHITECTURE		
2	2.1 INTRODUCTION	013
	2.1.1 NEED OF NETWORK PROCESSOR.....	013
	2.1.2 NETWORK PROCESSOR INTRODUCTION.....	016
	2.1.3 NETWORK PROCESSOR FUNCTIONS.....	018
	2.1.4 BASIC ARCHITECTURE OF GENERAL NETWORK PROCESSOR.....	018
	2.2 REVIEW OF VARIOUS SWITCHING FABRIC ARCHITECTURES.....	019
	2.2.1 INTRODUCTION.....	019
	2.2.2 TAXONOMY OF SWITCHING SYSTEM.....	021
	2.3 INTEGRATION OF SWITCHING FABRIC WITH NETWORK PROCESSOR.....	034
	2.4 SUMMARY.....	035
 <u>CHAPTER 3</u>		
PACKET PROCESSING FUNCTIONS OF NETWORK PROCESSOR		
3	3.1 INTRODUCTION.....	036
	3.2 PACKET ENCRYPTION FUNCTION IMPLEMENTATION.....	036

3.2.1	IDEA ENCRYPTION ALGORITHM AND ITS INTERFACE WITH NETWORK PROCESSOR	036
3.2.2	ISSUES FOR INCORPORATING CRYPTOGRAPHIC APPLICATION FOR NPU	037
3.2.3	IMPLEMENTATION OF IDEA.....	037
3.2.4	INTERFACING CONSIDERATIONS.....	040
3.3	PACKET CLASSIFICATION FUNCTION.....	040
3.3.1	INTRODUCTION.....	040
3.3.2	SOFTWARE REALIZATION OF PACKET CLASSIFIER.....	041
3.3.3	HARDWARE REALIZATION OF PACKET CLASSIFIER.....	045
3.3.4	HARDWARE/SOFTWARE CO-DESIGN OF PACKET CLASSIFIER	046
3.3.5	DEMONSTRATION EXAMPLE OF EXECUTION OF PROCESSOR.....	060
3.3.6	COMPARISON.....	066
3.4	SUMMARY.....	078

CHAPTER 4

SIMULATION MECHANISMS AND SPACE DIVISION SWITCHES

4	4.1	INTRODUCTION.....	079
	4.2	SIMULATION MECHANISM.....	079
	4.3	KNOCKOUT SWITCH.....	082
	4.3.1	KNOCKOUT SWITCH ARCHITECTURE.....	082
	4.3.2	DETERMINATION OF PACKET LOSS PROBABILITY OF KNOCKOUT SWITCH.....	085

4.4	BANYAN/BATCHER-BANYAN/BATCHER-BANYAN-TRAP SWITCH.....	087
4.4.1	BANYAN SWITCH.....	087
4.4.2	BATCHER BANYAN SWITCH.....	088
4.4.3	BATCHER BANYAN SWITCH WITH TRAP.....	089
4.5	SIMULATIONS OF KNOCKOUT AND BATCHER-BANYAN SWITCHES	089
4.5.1	SIMULATIONS OF KNOCKOUT SWITCH.....	090
4.5.2	SIMULATIONS OF BATCHER BANYAN SWITCH.....	093
4.6	IMPLEMENTATIONS OF KNOCKOUT AND BATCHER-BANYAN SWITCHES	095
4.6.1	IMPLEMENTATIONS OF 8X8 KNOCKOUT SWITCH.....	095
4.6.2	IMPLEMENTATIONS OF 8x8 BATCHER BANYAN SWITCH.....	100
4.7	COMPARISON OF BATCHER-BANYAN-TRAP AND KNOCKOUT SWITCHES.....	106
4.8	SUMMARY.....	107

CHAPTER 5

SIMULATION AND IMPLEMENTATION

OF CROSSBAR SWITCHES WITH SCHEDULING ALGORITHMS

5	5.1	INTRODUCTION.....	108
	5.2	STANDARD SCHEDULING ALGORITHMS FOR INPUT QUEUE SWITCH	108
	5.2.1	MAXIMUM SIZE MATCHING.....	108
	5.2.2	MAXIMUM WEIGHT MATCHING.....	109

5.2.3	OLDEST CELL FIRST (OCF).....	109
5.2.4	LONGEST PORT FIRST (LPF).....	109
5.2.5	PARALLEL ITERATIVE MATCHING (PIM).....	109
5.2.6	ROUND ROBIN MATCHING (RRM).....	110
5.2.7	iSLIP.....	111
5.2.8	WAVE FRONT ARBITER (WFA)-(RPA-DPA).....	112
5.3	SIMULATION AND COMPARISON OF DIFFERENT SCHEDULING ALGORITHMS.....	119
5.3.1	4X4 SWITCH COMPARISONS.....	120
5.3.2	8X8 SWITCH COMPARISONS.....	126
5.3.3	16X16 SWITCH COMPARISONS.....	131
5.3.4	32X32 SWITCH COMPARISONS.....	135
5.4	VLSI IMPLEMENTATION OF THE SCHEDULING ALGORITHMS	139
5.4.1	INPUT VOQ QUEUING DEVICE (INPUT_PORT).....	141
5.4.2	CROSS POINT SWITCH (SWITCH FABRIC).....	143
5.4.3	SCHEDULER.....	144
5.5	VLSI IMPLEMENTATION OF RRM.....	144
5.6	VLSI IMPLEMENTATION OF iSLIP.....	148
5.7	VLSI IMPLEMENTATION OF RPA.....	150
5.8	VLSI IMPLEMENTATION OF DPA.....	151
5.9	IMPLEMENTATION RESULTS.....	152
5.10	SUMMARY.....	154

CHAPTER 6

PROPOSED SCHEDULING ALGORITHMS FOR SYMMETRIC CROSSBAR SWITCH

6	6.1	INTRODUCTION.....	155
	6.2	NEED OF m-DPA AND DSA.....	155
	6.3	m-DPA ARCHITECTURE.....	156
	6.4	DYNAMIC SCHEDULING ALGORITHM ARCHITECTURE.....	156
	6.5	MATLAB SIMULATION OF m-DPA AND DSA WITH OTHER SCHEDULING ALGORITHMS.....	158
	6.5.1	4X4 SWITCH COMPARISON.....	158
	6.5.2	8X8 SWITCH COMPARISON.....	163
	6.5.3	16X16 SWITCH COMPARISON.....	168
	6.5.4	32X32 SWITCH COMPARISON.....	173
	6.5.5	HIGH QoS DSA SIMULATION RESULTS.....	177
	6.6	VLSI IMPLEMENTATION OF m-DPA.....	181
	6.7	VLSI IMPLEMENTATION OF DSA.....	184
	6.8	VLSI AREA REQUIREMENT OF m-DPA AND DSA.....	192
	6.9	SUMMARY.....	192

CHAPTER 7

EXPERIMENTAL EVALUATION

7	7.1	INTRODUCTION.....	194
	7.2	COMPARISION OF SWITCHING FABRICS.....	194
	7.2.1	4x4 SWITCHING FABRIC.....	194
	7.2.2	8x8 SWITCHING FABRIC.....	197
	7.3	COMPARISON OF SWITCHES.....	199

CHAPTER 8

CONCLUSIONS AND FUTURE WORK

8.1	INTRODUCTION.....	204
8.2	CONCLUSIONS.....	204
8.3	FUTURE WORK.....	205

<u>BIBILOGRAPHY</u>	207
----------------------------	-----

<u>APPENDIX A</u>	214
--------------------------	-----