

ANNEXURE III

Software Program for DSP

```
#ifndef DSP281x_GLOBALPROTOTYPES_H
#define DSP281x_GLOBALPROTOTYPES_H

#ifdef __cplusplus
extern "C" {
#endif

#include "IQmathLib.h" //

/*---- shared global function prototypes -----*/
extern void InitAdc(void);
extern void InitPeripherals(void);
extern void InitECAN(void);
extern void InitEV(void);
extern void InitGPIO(void);
extern void InitMcbsp(void);
extern void InitPieCtrl(void);
extern void InitPieVectTable(void);
extern void EnableInterrupts(void);
extern void InitSCI(void);
extern void InitSPI(void);
extern void InitSysCtrl(void);
extern void InitXINTF(void);
extern void InitXINTRPT(void);
extern void InitPLL(Uint16 val);
extern void InitPeripheralClocks(void);
extern void InitADCOffset(void);
extern void max_value(void);
extern void sector(void);
extern _iq19 vr,vy,vb,VoltageR,VoltageY,VoltageB, maxV;
extern Uint16 scounter,StartFlg;
extern int16 ADCOffset[3];
extern int16 max[3],min[3];

#include "DSP281x_Device.h" // DSP281x Headerfile Include File
#include "DSP281x_Examples.h" // DSP281x Examples Include File

// Prototype statements for functions found within this file.
```

```

// Global variables used in this example

// These are defined by the linker (see F2812.cmd)
extern Uint16 RamfuncsLoadStart;
extern Uint16 RamfuncsLoadEnd;
extern Uint16 RamfuncsRunStart;

void main(void)
{
    //InitGpio();
    // Step 1. Initialize System Control:
    // PLL, WatchDog, enable Peripheral Clocks
    // This example function is found in the DSP281x_SysCtrl.c file.
    InitSysCtrl();
    // Step 2. Clear all interrupts and initialize PIE vector table:
    // Disable CPU interrupts
    DINT;

    // Initialize PIE control registers to their default state.
    // The default state is all PIE interrupts disabled and flags
    // are cleared.
    // This function is found in the DSP281x_PieCtrl.c file.
    InitPieCtrl();

    // Disable CPU interrupts and clear all CPU interrupt flags:
    IER = 0x0000;
    IFR = 0x0000;

    // Initialize the PIE vector table with pointers to the shell Interrupt
    // Service Routines (ISR).
    // This will populate the entire table, even if the interrupt
    // is not used in this example. This is useful for debug purposes.
    // The shell ISR routines are found in DSP281x_DefaultIsr.c.
    // This function is found in DSP281x_PieVect.c.
    InitPieVectTable();

    // Interrupts that are used in this example are re-mapped to
    // ISR functions found within this file.
    EALLOW; // This is needed to write to EALLOW protected registers
    EDIS; // This is needed to disable write to EALLOW protected registers

    // Step 3. Initialize GPIO:
    InitGpio();

```

```

// Step 4. Initialize all the Device Peripherals:
// This function is found in DSP281x_InitPeripherals.c
InitPeripherals();

// Step 5. User specific code, enable interrupts:
EALLOW; // This is needed to write to EALLOW protected registers
//PieVectTable.T2PINT = &eva_timer2_isr;
EDIS; // This is needed to disable write to EALLOW protected registers

// Copy time critical code and Flash setup code to RAM
// This includes the following functions: InitFlash(),
// The RamfuncsLoadStart, RamfuncsLoadEnd, and RamfuncsRunStart
// symbols are created by the linker. Refer to the F2812.cmd file.
MemCopy(&RamfuncsLoadStart, &RamfuncsLoadEnd, &RamfuncsRunStart);

// Call Flash Initialization to setup flash waitstates
// This function must reside in RAM
InitFlash();

// Step 6. IDLE loop. Just sit and loop forever:

while(1)
{
/*****
*****/

    // Enable Capture Interrupt

    // Enable PIE group 3 interrupt 5 for CAP1
    PieCtrlRegs.PIEIER3.all = M_INT5;
    // Enable CPU INT3 for CAP1
    IER |= M_INT3;

/*****
*****/

    // Enable global Interrupts and higher priority real-time debug events:

    EINT; // Enable Global interrupt INTM
    //ERTM; // Enable Global realtime interrupt DBGM

    while (StartFlg <= 4)
    {

```

```

        InitADCOffset();
    }

    ReadADC();
    max_value();
    sector();

}

}

void InitADCOffset(void)
{
    while(1)
    {
        if (StartFlg >= 3)
        {
            AdcRegs.ADCTRL2.bit.SOC_SEQ1 = 1;
            while (AdcRegs.ADCASEQSR.bit.SEQ_CNTR ||
AdcRegs.ADCST.bit.SEQ1_BSY); //Wait for completion of conv seq
            if((AdcRegs.ADCRESULT0 >> 4) > max[0])
                max[0] = (AdcRegs.ADCRESULT0 >> 4);
            if((AdcRegs.ADCRESULT0 >> 4) < min[0])
                min[0] = (AdcRegs.ADCRESULT0 >> 4);

            if((AdcRegs.ADCRESULT1 >> 4) > max[1])
                max[1] = (AdcRegs.ADCRESULT1 >> 4);
            if((AdcRegs.ADCRESULT1 >> 4) < min[1])
                min[1] = (AdcRegs.ADCRESULT1 >> 4);

            if((AdcRegs.ADCRESULT2 >> 4) > max[2])
                max[2] = (AdcRegs.ADCRESULT2 >> 4);
            if((AdcRegs.ADCRESULT2 >> 4) < min[2])
                min[2] = (AdcRegs.ADCRESULT2 >> 4);

        }
        if(StartFlg >= 4)
            break;
    }
    for(scounter = 0; scounter < 3; scounter++)
    {
        ADCOffset[scounter] = ( ( max[scounter] + min[scounter] ) >> 1 );//16
        subtracted for offset comp
    }
}

```

```

        }
        //2116
        scounter = 0;
    }

    void ReadADC(void)
    {
        vr = /*_IQ19*/( (AdcRegs.ADCRESULT0 >> 4) - (ADCOffset[0]) );
        vr = vr << 19; /*_IQ19(vr);
        vy = /*_IQ19*/( (AdcRegs.ADCRESULT1 >> 4) - (ADCOffset[1]) );
        vy = vy << 19; /*_IQ19(vy);
        vb = /*_IQ19*/( (AdcRegs.ADCRESULT2 >> 4) - (ADCOffset[2]) );
        vb = vb << 19; /*_IQ19(vb);

    }

    void max_value(void)
    {

        VoltageR = vr;
        VoltageY = vy;
        VoltageB = vb;
        VoltageR = _IQ19abs(VoltageR);
        VoltageY = _IQ19abs(VoltageY);
        VoltageB = _IQ19abs(VoltageB);

    }

    void sector(void)
    {

        if(VoltageR > VoltageY && VoltageR > VoltageB && vr > 0)
        {

            //    sector1();
        }

        else if(VoltageR > VoltageY && VoltageR > VoltageB && vr < 0)
        {

            //    sector4();
        }

    }

```

```

else if(VoltageY > VoltageB && VoltageY > VoltageR && vy > 0)
{
    // sector3();
}

else if(VoltageY > VoltageB && VoltageY > VoltageR && vy < 0)
{
    //sector6();
}

else if(VoltageB > VoltageR && VoltageB > VoltageY && vb > 0)
{
    //sector5();
}

else if(VoltageB > VoltageR && VoltageB > VoltageY && vb < 0)
{
    //sector2();
}

}

// Initialize ADC Peripheral To default State:
//InitAdc();
// To powerup the ADC the ADCENCLK bit should be set first to enable
// clocks, followed by powering up the bandgap and reference circuitry.
// After a 5ms delay the rest of the ADC can be powered up. After ADC
// powerup, another 20us delay is required before performing the first
// ADC conversion. Please note that for the delay function below to
// operate correctly the CPU_CLOCK_SPEED define statement in the
// DSP28_Examples.h file must contain the correct CPU clock period in
// nanoseconds. For example:

    AdcRegs.ADCTRL3.bit.ADCBGRFDN = 0x3;    // Power up
bandgap/reference circuitry
    for(del = 0; del < 65000; del++)asm(" RPT #7 || NOP");
//DELAY_US(ADC_usDELAY);    // Delay before powering up rest of
ADC
    AdcRegs.ADCTRL3.bit.ADCPWDN = 1;    // Power up rest of ADC
    for(del = 0; del < 2500; del++)asm(" RPT #7 || NOP");
//DELAY_US(ADC_usDELAY2);    // Delay after powering up AD

```

```

    AdcRegs.ADCTRL1.bit.ACQ_PS = ADC_SHCLK; // Sequential mode: Sample
rate = 1/[(2+ACQ_PS)*ADC clock in ns]
// = 1/(3*40ns) = 8.3MHz
// If Simultaneous mode enabled: Sample
rate = 1/[(3+ACQ_PS)*ADC clock in ns]
    AdcRegs.ADCTRL3.bit.ADCCLKPS = ADC_CKPS;
    AdcRegs.ADCTRL3.bit.SMODE_SEL = 0; //Sequential sampling mode
    AdcRegs.ADCTRL1.bit.SEQ_CASC = 0; // 1 Cascaded mode
    AdcRegs.ADCTRL1.bit.CONT_RUN = 1; // Setup start/stop mode
    AdcRegs.ADCTRL2.bit.SOC_SEQ1 = 0; //Clear pending SOC trigger

    //AdcRegs.ADCTRL1.bit.SEQ_OVRD = 1; // Enable Sequencer override feature
    AdcRegs.ADCCHSELSEQ1.all = 0x0210; // Initialize all ADC channel selects
    //AdcRegs.ADCCHSELSEQ2.all = 0x0BA98; //0x7654; //0x0BA98
    // AdcRegs.ADCCHSELSEQ3.all = 0x0FEDC; //0x0BA98;
    //AdcRegs.ADCCHSELSEQ4.all = 0x0FEDC;
    AdcRegs.ADCMAXCONV.bit.MAX_CONV1 = 0x02; //0x0F; // convert and store in
16 results registers

```



Low Cost
Analog Multiplier

AD633

FEATURES

4-Quadrant Multiplication
Low Cost 8-Lead Package
Complete—No External Components Required
Laser-Trimmed Accuracy and Stability
Total Error within 1% of FS
Differential High Impedance X and Y Inputs
High Impedance Unity-Gain Summing Input
Laser-Trimmed 10 V Scaling Reference

APPLICATIONS

Multiplication, Division, Squaring
Modulation/Demodulation, Phase Detection
Voltage Controlled Amplifiers/Attenuators/Filters

PRODUCT DESCRIPTION

The AD633 is a functionally complete, four-quadrant, analog multiplier. It includes high impedance, differential X and Y inputs and a high impedance summing input (Z). The low impedance output voltage is a nominal 10 V full scale provided by a buried Zener. The AD633 is the first product to offer these features in modestly priced 8-lead plastic DIP and SOIC packages.


The AD633 is laser calibrated to a guaranteed total accuracy of 1% of full scale. Nonlinearity for the Y input is typically less than 0.1% and noise referred to the output is typically less than 100 μ V rms in a 10 Hz to 10 kHz bandwidth. A 1 MHz bandwidth, 20 V/ μ s slew rate, and the ability to drive capacitive loads make the AD633 useful in a wide variety of applications where simplicity and cost are key concerns.

The AD633's versatility is not compromised by its simplicity. The Z-input provides access to the output buffer amplifier, enabling the user to sum the outputs of two or more multipliers, increase the multiplier gain, convert the output voltage to a current, and configure a variety of applications.


The AD633 is available in an 8-lead plastic DIP package (N) and 8-lead SOIC (R). It is specified to operate over the 0°C to 70°C commercial temperature range (J Grade) or the -40°C to +85°C industrial temperature range (A Grade).

CONNECTION DIAGRAMS

8-Lead Plastic DIP (N) Package



8-Lead Plastic SOIC (R) Package



PRODUCT HIGHLIGHTS

1. The AD633 is a complete four-quadrant multiplier offered in low cost 8-lead plastic packages. The result is a product that is cost effective and easy to apply.
2. No external components or expensive user calibration are required to apply the AD633.
3. Monolithic construction and laser calibration make the device stable and reliable.
4. High (10 M Ω) input resistances make signal source loading negligible.
5. Power supply voltages can range from ± 5 V to ± 15 V. The internal scaling voltage is generated by a stable Zener diode; multiplier accuracy is essentially supply insensitive.

REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9108, Norwood, MA 02062-9108, U.S.A.
Tel: 781/326-4700
Fax: 781/326-2700

www.analog.com

© Analog Devices, Inc., 2002

AD633—SPECIFICATIONS ($V_1 = 25^\circ\text{C}$, $V_2 = \pm 10\text{ V}$, $R_1 \geq 2\text{ k}\Omega$)

Model		AD633, AD633A			
TRANSFER FUNCTION		$W = \frac{(X_1 - X_2)(Y_1 - Y_2)}{10\text{ V}} + Z$			
Parameter	Conditions	Min	Typ	Max	Unit
MULTIPLIER PERFORMANCE					
Total Error	$-10\text{ V} \leq X, Y \leq +10\text{ V}$		± 1	± 2	% Full Scale
Temp to Temp			± 3		% Full Scale
Scale Voltage Error	$EF = 10.00\text{ V}$ Nominal		$\pm 0.25\%$		% Full Scale
Supply Rejection	$V_2 = \pm 14\text{ V}$ to $\pm 16\text{ V}$		± 0.01		% Full Scale
Nonlinearity, X	$X = \pm 10\text{ V}$, $Y = +10\text{ V}$		± 0.4	± 1	% Full Scale
Nonlinearity, Y	$Y = \pm 10\text{ V}$, $X = +10\text{ V}$		± 0.1	± 0.4	% Full Scale
X Feedthrough	Y Null'd, $X = \pm 10\text{ V}$		± 0.3	± 1	% Full Scale
Y Feedthrough	X Null'd, $Y = \pm 10\text{ V}$		± 0.1	± 0.4	% Full Scale
Output Offset Voltage			± 5	± 50	mV
DYNAMICS					
Small Signal BW	$V_2 = 0.1\text{ V rms}$		1		MHz
Slew Rate	$V_2 = 20\text{ V p-p}$		20		V/ μs
S settling Time to 1%	$\Delta V_2 = 20\text{ V}$		2		μs
OUTPUT NOISE					
Spectral Density			0.8		$\mu\text{W/Hz}$
Wideband Noise	$f = 10\text{ Hz}$ to 5 MHz		1		mV rms
	$f = 10\text{ Hz}$ to 10 kHz		0.9		$\mu\text{V rms}$
OUTPUT					
Output Voltage Swing		± 11			V
Short Circuit Current	$R_L = 0\ \Omega$		20	40	mA
INPUT AMPLIFIERS					
Signal Voltage Range	Differential Common Mode	± 10 ± 10			V V
Offset Voltage X, Y			± 5	± 20	mV
CMRR X, Y	$V_{CM} = \pm 10\text{ V}$, $f = 50\text{ Hz}$	60	80		dB
Bias Current X, Y, Z			0.8	2.0	μA
Differential Resistance			10		M Ω
POWER SUPPLY					
Supply Voltage			± 15		V
Load Performance				± 12	V
Operating Range		± 8			V
Supply Current	Quiescent		4	6	mA

Specifications shown in boldface are tested on all production units at electrical test. Results from these tests are used to calculate only if any quality levels. All units and maximum specifications are guaranteed, although only those shown in boldface are tested on all production units.
Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	$\pm 18\text{ V}$
Internal Power Dissipation ²	500 mW
Input Voltage ³	$\pm 18\text{ V}$
Output Short Circuit Duration	Indefinite
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	
AD633J	0°C to 70°C
AD633A	-40°C to $+85^\circ\text{C}$
Lead Temperature Range (Soldering 60 sec)	300°C
ESD Rating	1000 V

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied.


²Lead Plastic DIP Packages $\theta_{JA} = 65^\circ\text{C/W}$; 8-Lead Small Outline Packages $\theta_{JA} = 150^\circ\text{C/W}$.

³For supply voltages less than $\pm 18\text{ V}$, the absolute maximum input voltage is equal to the supply voltage.


ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD633AN	-40°C to $+85^\circ\text{C}$	Plastic DIP	N-2
AD633AR	-40°C to $+85^\circ\text{C}$	Plastic SOIC	RN-2
AD633AR-REEL	-40°C to $+85^\circ\text{C}$	13" Tape and Reel	RN-2
AD633AR-REEL7	-40°C to $+85^\circ\text{C}$	7" Tape and Reel	RN-2
AD633JN	0°C to 70°C	Plastic DIP	N-2
AD633JR	0°C to 70°C	Plastic SOIC	RN-2
AD633JR-REEL	0°C to 70°C	13" Tape and Reel	RN-2
AD633JR-REEL7	0°C to 70°C	7" Tape and Reel	RN-2


Typical Performance Characteristics—AD633




TPC 1. Frequency Response




TPC 4. CMRR vs. Frequency




TPC 2. Input Bias Current vs. Temperature (X, Y, or Z Input)



TPC 5. Noise Spectral Density vs. Frequency



TPC 3. Input and Output Signal Ranges vs. Supply Voltages



TPC 6. AC Feedthrough vs. Frequency

REV. E

-3-

AD633

FUNCTIONAL DESCRIPTION

The AD633 is a low cost multiplier comprising a translinear core, a buried Zener reference, and a unity gain connected output amplifier with an automatic summing node. Figure 1 shows the functional block diagram. The differential X and Y inputs are converted to differential currents by voltage-to-current conversion. The product of these currents is generated by the multiplying core. A buried Zener reference provides an overall scale factor of 10 V. The sum of $(X \times Y)/10 + Z$ is then applied to the output amplifier. The amplifier summing node Z allows the user to add two or more multiplier outputs, convert the output voltage to a current, and configure various analog computational functions.




Figure 1. Functional Block Diagram (AD633/J Pinout Shown)

Inspection of the block diagram shows the overall transfer function to be:

$$V_F = \frac{(X_1 - X_2)(Y_1 - Y_2)}{10 V} + Z \quad (1)$$

ERROR SOURCES

Multiplier errors consist primarily of input and output offsets, scale factor error, and nonlinearity in the multiplying core. The input and output offsets can be eliminated by using the optional trim of Figure 2. This scheme reduces the net error to scale factor error (gain error) and an ineliminable nonlinearity component in the multiplying core. The X and Y nonlinearities are typically 0.4% and 0.1% of fullscale, respectively. Scale factor error is typically 0.25% of full scale. The high impedance Z input should always be referenced to the ground point of the driven system, particularly if this is remote. Likewise, the differential X and Y inputs should be referenced to their respective grounds to realize the full accuracy of the AD633.




Figure 2. Optional Offset Trim Configuration

APPLICATIONS

The AD633 is well suited for such applications as modulation and demodulation, automatic gain control, power measurement, voltage controlled amplifiers, and frequency doublers. Note that these applications show the pin connections for the AD633/J pinout (8-lead DIP), which differs from the AD633/JR pinout (8-lead SOIC).

Multiplier Connections

Figure 3 shows the basic connections for multiplication. The X and Y inputs will normally have their negative nodes grounded, but they are fully differential, and in many applications the grounded inputs may be reversed (to facilitate interfacing with signals of a particular polarity while achieving some desired output polarity) or both may be driven.




Figure 3. Basic Multiplier Connections

Squaring and Frequency Doubling

As Figure 4 shows, squaring of an input signal, E, is achieved simply by connecting the X and Y inputs in parallel to produce an output of $E^2/10 V$. The input may have either polarity, but the output will be positive. However, the output polarity may be reversed by interchanging the X or Y inputs. The Z input may be used to add a further signal to the output.




Figure 4. Connections for Squaring

When the input is a sine wave $E \sin \omega t$, this squarer behaves as a frequency doubler, since


$$\frac{(E \sin \omega t)^2}{10 V} = \frac{E^2}{20 V} (1 - \cos 2 \omega t) \quad (2)$$

Equation 2 shows a dc term at the output that will vary strongly with the amplitude of the input, E. This can be avoided using the connections shown in Figure 5, where an RC network is used to generate two signals whose product has no dc term. It uses the identity:

$$\cos \theta \sin \theta = \frac{1}{2} (\sin 2 \theta) \quad (3)$$


AD633

OUTLINE DIMENSIONS
8-Lead Plastic Quad-in-Line Package (PQIP)
(N-8)
Dimensions shown in inches and millimeters



COMPLIANT TO JEDEC STANDARDS MO-000A
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE FOR INFORMATION ONLY AND ARE NOT APPROPRIATE FOR FABRICATION

8-Lead Standard Small Outline Package (SOP)
Narrow Body
(RN-8)
Dimensions shown in inches and millimeters





COMPLIANT TO JEDEC STANDARDS MO-000A
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE FOR INFORMATION ONLY AND ARE NOT APPROPRIATE FOR FABRICATION

Revision History



Location	Page
10/92—Data Sheet changed from REV. D to REV. E.	
Edit to title of 8-Lead Plastic SOP Package (RN-8)	1
Edit to ORDERING GUIDE	2
Change to Figure 13	7
Updated OUTLINE DIMENSIONS	8

Data Sheets of Bi-directional Switch

SK 60 GM 123				
 SEMIPACK 2	Absolute Maximum Ratings		$T_j = 25^\circ\text{C}$, unless otherwise specified	
	Symbol	Conditions	Value	Units
	IGBT			
	V_{CES}		1200	V
IGBT Module SK 60 GM 123 Preliminary Data Features • Compact design • One screw mounting • Heat transfer and isolation through direct copper bonding aluminum oxide ceramic (DBC) • High short circuit capability • Low fail current with low temperature dependence Typical Applications • Switching (not for linear use) • Inverter • Switched mode power supplies • UPS	V_{CEP}	$T_j = 25(125)^\circ\text{C}$ $I_b = 1\text{ mA}; T_j = 25(125)^\circ\text{C}$	125	V
	I_C		60 (40)	A
	I_{CM}		120 (80)	A
	T_j		$-40 \dots + 125$	$^\circ\text{C}$
 GM	Inverse / Freewheeling ECL diode			
	I_{FS}	$T_j = 25(125)^\circ\text{C}$ $I_b = 1\text{ mA}; T_j = 25(125)^\circ\text{C}$	60 (40)	A
	I_{FM}		120 (80)	A
	T_j		$-40 \dots + 125$	$^\circ\text{C}$
	T_{stg}		$-40 \dots + 125$	$^\circ\text{C}$
	T_{sd}	Technique, 60 s	250	$^\circ\text{C}$
	V_{bus}	AC 50 Hz, rms; 1 min. 1 s	2200 (900)	V
Characteristics		$T_j = 25^\circ\text{C}$, unless otherwise specified		
Symbol	Conditions	min.	typ.	max.
IGBT				
$V_{CE(sat)}$	$I_C = 20\text{ A}; T_j = 25(125)^\circ\text{C}$		2.5 (2.0)	3 (3.7)
$V_{CE(sat)}$	$V_{CE} = V_{ZAS}; I_C = 0.022\text{ A}$	4.5	5.0	5.5
Q_{tot}	$V_{CE} = 25\text{ V}; V_{CE} = 0\text{ V}; 1\text{ MHz}$		3.5	
$R_{DS(on)}$	per IGBT			0.0
	per module			0.0
t_{on}	under following conditions: $V_{CE} = 600\text{ V}; V_{GE} = 15\text{ V}$		45	ns
t_{off}	$I_C = 20\text{ A}; T_j = 125^\circ\text{C}$		45	ns
t_{on}	$R_{DS(on)} = R_{DS(on)} = 25^\circ\text{C}$		300	ns
t_{off}			45	ns
$t_{on} + t_{off}$	inductive load		122	ns
Inverse / Freewheeling ECL diode				
$V_{FS} = V_{FS}$	$I_b = 20\text{ A}; T_j = 25(125)^\circ\text{C}$		2 (1.0)	2.5
V_{FS}	$T_j = (125)^\circ\text{C}$		(1)	(1.2)
V_{FS}	$T_j = (125)^\circ\text{C}$		(10)	(20)
$R_{DS(on)}$				0.7
$R_{DS(on)}$	under following conditions: $I_b = 20\text{ A}; V_{FS} = 220\text{ V}$		24	A
$R_{DS(on)}$	$dI/dt = -400\text{ A}/\mu\text{s}$		5.4	μs
$R_{DS(on)}$	$V_{FS} = 0\text{ V}; T_j = 125^\circ\text{C}$		0.4	ms
Mechanical data				
Mt	mounting torque		2	Nm
w			24	g
Case	SEMIPACK 2		T 35	

U. S. Copyright
 No. 11 61232

Differential Equations



This is an electrostatic discharge sensitive device (ESDS), International standard IEC 60747-1, Chapter 3X.

This technical information specifies semiconductor devices but promises no characteristics. No warranty or guarantee expressed or implied is made regarding delivery, performance or suitability.