

ANNEXURE III

Software Program for DSP

```
#ifndef DSP281x_GLOBALPROTOTYPES_H
#define DSP281x_GLOBALPROTOTYPES_H

#ifndef __cplusplus
extern "C" {
#endif

#include "IQmathLib.h"           //  

/*---- shared global function prototypes -----*/  

extern void InitAdc(void);  

extern void InitPeripherals(void);  

extern void InitECan(void);  

extern void InitEv(void);  

extern void InitGpio(void);  

extern void InitMcbsp(void);  

extern void InitPieCtrl(void);  

extern void InitPieVectTable(void);  

extern void EnableInterrupts(void);  

extern void InitSci(void);  

extern void InitSpi(void);  

extern void InitSysCtrl(void);  

extern void InitXintf(void);  

extern void InitXIntrupt(void);  

extern void InitPll(Uint16 val);  

extern void InitPeripheralClocks(void);  

extern void InitADCOffset(void);  

extern void max_value(void);  

extern void sector(void);  

extern _iq19 vr,vy,vb,VoltageR,VoltageY,VoltageB, maxV;  

extern Uint16 scounter,StartFlg;  

extern int16 ADCOffset[3];  

extern int16 max[3],min[3];

#include "DSP281x_Device.h"    // DSP281x Headerfile Include File
#include "DSP281x_Examples.h" // DSP281x Examples Include File

// Prototype statements for functions found within this file.
```

```

// Global variables used in this example

// These are defined by the linker (see F2812.cmd)
extern Uint16 RamfuncsLoadStart;
extern Uint16 RamfuncsLoadEnd;
extern Uint16 RamfuncsRunStart;

void main(void)
{
    //InitGpio();
    // Step 1. Initialize System Control:
    // PLL, WatchDog, enable Peripheral Clocks
    // This example function is found in the DSP281x_SysCtrl.c file.
    InitSysCtrl();
    // Step 2. Clear all interrupts and initialize PIE vector table:
    // Disable CPU interrupts
    DINT;

    // Initialize PIE control registers to their default state.
    // The default state is all PIE interrupts disabled and flags
    // are cleared.
    // This function is found in the DSP281x_PieCtrl.c file.
    InitPieCtrl();

    // Disable CPU interrupts and clear all CPU interrupt flags:
    IER = 0x0000;
    IFR = 0x0000;

    // Initialize the PIE vector table with pointers to the shell Interrupt
    // Service Routines (ISR).
    // This will populate the entire table, even if the interrupt
    // is not used in this example. This is useful for debug purposes.
    // The shell ISR routines are found in DSP281x_DefaultIsr.c.
    // This function is found in DSP281x_PieVect.c.
    InitPieVectTable();

    // Interrupts that are used in this example are re-mapped to
    // ISR functions found within this file.
    EALLOW; // This is needed to write to EALLOW protected registers
    EDIS; // This is needed to disable write to EALLOW protected registers

    // Step 3. Initialize GPIO:
    InitGpio();
}

```

```

// Step 4. Initialize all the Device Peripherals:
// This function is found in DSP281x_InitPeripherals.c
InitPeripherals();

// Step 5. User specific code, enable interrupts:
EALLOW; // This is needed to write to EALLOW protected registers
//PieVectTable.T2PINT = &eva_timer2_isr;
EDIS; // This is needed to disable write to EALLOW protected registers

// Copy time critical code and Flash setup code to RAM
// This includes the following functions: InitFlash(),
// The RamfuncsLoadStart, RamfuncsLoadEnd, and RamfuncsRunStart
// symbols are created by the linker. Refer to the F2812.cmd file.
Memcpy(&RamfuncsLoadStart, &RamfuncsLoadEnd, &RamfuncsRunStart);

// Call Flash Initialization to setup flash waitstates
// This function must reside in RAM
InitFlash();

// Step 6. IDLE loop. Just sit and loop forever:

while(1)
{
/*****
****/
    // Enable Capture Interrupt

    // Enable PIE group 3 interrupt 5 for CAP1
    PieCtrlRegs.PIEIER3.all = M_INT5;
    // Enable CPU INT3 for CAP1
    IER |= M_INT3;

/*****
****/
    // Enable global Interrupts and higher priority real-time debug events:

    EINT; // Enable Global interrupt INTM
    //ERTM; // Enable Global realtime interrupt DBGM

    while (StartFlg <= 4)
    {

```

```

        InitADCOffset();
    }

    ReadADC0;
    max_value();
    sector();

}

}

void InitADCOffset(void)
{
    while(1)
    {
        if (StartFlg >= 3)
        {

            AdcRegs.ADCTRL2.bit.SOC_SEQ1 = 1;
            while (AdcRegs.ADCASEQSR.bit.SEQ_CNTR ||
AdcRegs.ADCST.bit.SEQ1_BSY); //Wait for completion of conv seq
            if((AdcRegs.ADCRESULT0 >> 4) > max[0])
                max[0] = (AdcRegs.ADCRESULT0 >> 4);
            if((AdcRegs.ADCRESULT0 >> 4) < min[0])
                min[0] = (AdcRegs.ADCRESULT0 >> 4);

            if((AdcRegs.ADCRESULT1 >> 4) > max[1])
                max[1] = (AdcRegs.ADCRESULT1 >> 4);
            if((AdcRegs.ADCRESULT1 >> 4) < min[1])
                min[1] = (AdcRegs.ADCRESULT1 >> 4);

            if((AdcRegs.ADCRESULT2 >> 4) > max[2])
                max[2] = (AdcRegs.ADCRESULT2 >> 4);
            if((AdcRegs.ADCRESULT2 >> 4) < min[2])
                min[2] = (AdcRegs.ADCRESULT2 >> 4);

        }
        if(StartFlg >= 4)
            break;
    }
    for(scounter = 0; scounter < 3; scounter++)
    {
        ADCOffset[scounter] = ( ( max[scounter] + min[scounter] ) >> 1 );//16
    subtracted for offset comp
}

```

```

        }
        //2116
    scounter = 0;
}

void ReadADC(void)
{
    vr = /*_IQ19*/( (AdcRegs.ADCRESULT0 >> 4) - (ADCOffset[0]) );
    vr = vr << 19;//_IQ19(vr);
    vy = /*_IQ19*/( (AdcRegs.ADCRESULT1 >> 4) - (ADCOffset[1]) );
    vy = vy << 19;//_IQ19(vy);
    vb = /*_IQ19*/( (AdcRegs.ADCRESULT2 >> 4) - (ADCOffset[2]) );
    vb = vb << 19;//_IQ19(vb);

}
void max_value(void)
{
    VoltageR = vr;
    VoltageY = vy;
    VoltageB = vb;
    VoltageR = _IQ19abs(VoltageR);
    VoltageY = _IQ19abs(VoltageY);
    VoltageB = _IQ19abs(VoltageB);

}

void sector(void)
{
    if(VoltageR > VoltageY && VoltageR > VoltageB && vr > 0)
    {
        //      sector1();
    }

    else if(VoltageR > VoltageY && VoltageR > VoltageB && vr < 0)
    {
        //      sector4();
    }
}

```

```

        else if(VoltageY > VoltageB && VoltageY > VoltageR && vy > 0)
        {
            // sector3();
        }

        else if(VoltageY > VoltageB && VoltageY > VoltageR && vy < 0)
        {

            //sector6();
        }

        else if(VoltageB > VoltageR && VoltageB > VoltageY && vb > 0)
        {

            //sector5();
        }

        else if(VoltageB > VoltageR && VoltageB > VoltageY && vb < 0)
        {

            //sector2();
        }
    }

// Initialize ADC Peripheral To default State:
//InitAdc();
    // To powerup the ADC the ADCENCLK bit should be set first to enable
    // clocks, followed by powering up the bandgap and reference circuitry.
    // After a 5ms delay the rest of the ADC can be powered up. After ADC
    // powerup, another 20us delay is required before performing the first
    // ADC conversion. Please note that for the delay function below to
    // operate correctly the CPU_CLOCK_SPEED define statement in the
    // DSP28_Examples.h file must contain the correct CPU clock period in
    // nanoseconds. For example:

    AdcRegs.ADCTRL3.bit.ADCBGRFDN = 0x3;      // Power up
bandgap/reference circuitry
    for(del = 0; del < 65000; del++)asm(" RPT #7 || NOP");
    //DELAY_US(ADC_usDELAY);                  // Delay before powering up rest of
ADC
    AdcRegs.ADCTRL3.bit.ADCPWDN = 1;           // Power up rest of ADC
    for(del = 0; del < 2500; del++)asm(" RPT #7 || NOP");
    //DELAY_US(ADC_usDELAY2);                 // Delay after powering up AD

```

```

AdcRegs.ADCTRL1.bit.ACQ_PS = ADC_SHCLK; // Sequential mode: Sample
rate = 1/[(2+ACQ_PS)*ADC clock in ns]                                // = 1/(3*40ns) =8.3MHz
                                                               // If Simultaneous mode enabled: Sample
rate = 1/[(3+ACQ_PS)*ADC clock in ns]
AdcRegs.ADCTRL3.bit.ADCCLKPS = ADC_CKPS;
AdcRegs.ADCTRL3.bit.SMODE_SEL = 0;           //Sequential sampling mode
AdcRegs.ADCTRL1.bit.SEQ_CASC = 0;           // 1 Cascaded mode
AdcRegs.ADCTRL1.bit.CONT_RUN = 1;            // Setup start/stop mode
AdcRegs.ADCTRL2.bit.SOC_SEQ1 = 0;            //Clear pending SOC trigger

//AdcRegs.ADCTRL1.bitSEQ_OVRD = 1;    // Enable Sequencer override feature
AdcRegs.ADCCHSELSEQ1.all = 0x0210;          // Initialize all ADC channel selects
//AdcRegs.ADCCHSELSEQ2.all = 0x0BA98;//0x7654;//0x0BA98
// AdcRegs.ADCCHSELSEQ3.all = 0xFEDC;//0x0BA98;
//AdcRegs.ADCCHSELSEQ4.all = 0xFEDC;
AdcRegs.ADCMAXCONV.bit.MAX_CONV1 = 0x02;//0x0F; // convert and store in
16 results registers

```

Data Sheets of AD633JN



Low Cost Analog Multiplier

AD633

FEATURES


- 4-Quadrant Multiplication
- Low Cost 8-Lead Package
- Complete—No External Components Required
- Laser-Trimmed Accuracy and Stability
- Total Error Within 2% of FS
- Differential High Impedance X and Y Inputs
- High Impedance Unity-Gain Summing Input
- Laser-Trimmed 10 V Scaling Reference

APPLICATIONS


- Multiplication, Division, Squaring
- Modulation/Demodulation, Phase Detection
- Voltage Controlled Amplifiers/Antennas or Fibers

CONNECTION DIAGRAMS

8-Lead Plastic DIP (N) Package



8-Lead Plastic SOIC (PN-N) Package



PRODUCT DESCRIPTION

The AD633 is a functionally complete, four-quadrant, analog multiplier. It includes a high impedance, differential X and Y inputs and a high impedance summing input (Z). The low impedance output voltage is a nominal 10 V full scale provided by a buried Zener. The AD633 is the first product to offer these features in modestly priced 8-lead plastic DIP and SOIC packages.

The AD633 is laser calibrated to a guaranteed total accuracy of 2% of full scale. Nonlinearity for the Y inputs typically less than 0.1% and noise referred to the outputs is typically less than 1.0 μ V rms in a 40 Hz to 10 MHz bandwidth. A 1 MHz bandwidth, 20 V/μs slew rate, and the ability to drive capacitive loads make the AD633 useful in a wide variety of applications where simplicity and cost are key concerns.

The AD633's versatility is not compromised by its simplicity. The Z input provides access to the output buffer amplifier, enabling the user to sum the outputs of two or more multipliers, increase the multiplying gain, convert the output voltage to a current, and configure a variety of applications.

The AD633 is available in an 8-lead plastic DIP package (N) and 8-lead SOIC (PN). It is specified to operate over the 0°C to 70°C commercial temperature range (T_{case}) or the -40°C to 85°C industrial temperature range (A_{case}).

PRODUCT HIGHLIGHTS

1. The AD633 is a complete four-quadrant multiplier offered in low-cost 8-lead plastic packages. The result is a product that is cost effective and easy to apply.
2. No external components or expensive user calibration are required to apply the AD633.
3. Monolithic construction and laser calibration make the device stable and reliable.
4. High (10 MΩ) input maintains low signal source loading negligible.
5. Power supply voltages can range from ±2 V to ±12 V. The internal scaling voltage is guaranteed by a stable Zener diode; multiply accuracy is essentially supply insensitive.

REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 5106, Norwood, MA 02061-5106, U.S.A.
Tel 781/229-4700 Fax 781/229-4707 www.analog.com
©Analog Devices, Inc., 1992

AD633-SPECIFICATIONS ($V_1 = \pm 2V$, $V_2 = \pm 15V$, $R_1 \geq 2k\Omega$)

Model		AD633, AD633A			
TRANSFER FUNCTION		$IF = \frac{[X_1 - X_2](Y_1 - Y_2)}{10 V} + Z$			
Parameter	Condition	Min	Typ	Max	Unit
MULTIPLIER PERFORMANCE					
Total Error	$-10V \leq X_1, Y_1 \leq +10V$	± 1	± 3	± 5	% Full Scale
Tolerance to T_{case}		± 3			% Full Scale
Scale Voltage Error	$IF = 10.00 V$ Nominal	$\pm 0.25\%$			% Full Scale
Supply Rejection	$V_2 = \pm 15V$ is $\pm 10V$	± 0.01			% Full Scale
Nonlinearity, X	$X = \pm 10V, Y = +10V$	± 0.4	± 1	± 3	% Full Scale
Nonlinearity, Y	$Y = \pm 10V, X = +10V$	± 0.1	± 0.4	± 3	% Full Scale
X Feedthrough	$Y_{Null}, X = \pm 10V$	± 0.3	± 1	± 3	% Full Scale
Y Feedthrough	$X_{Null}, Y = \pm 10V$	± 0.1	± 0.4	± 3	% Full Scale
Output Offset Voltage		± 5	± 30	± 50	uV
DYNAMICS					
Small Signal BW	$V_o = 0.1V$ rms	1			MHz
Settling Rate	$V_o = 20V$ F-P $\Delta V_o = 20V$	20			V/uS
Settling Time to 1%		2			uS
OUTPUT NOISE					
Spurious Density		0.8			uV/Hz
Whiteband Noise	$f = 10$ Hz to 5 MHz	1			uV rms
	$f = 10$ Hz to 10 kHz	90			uV rms
CURRENT					
Output Voltage Swing					V
Short Circuit Current	$R_o = 0\Omega$	± 11	20	40	mA
INPUT AMPLIFIERS					
Signal Voltage Range	Differential Common Mode	± 10 ± 10			V
Offset Voltage X, Y					V
CMMR X, Y	$V_{out} = \pm 10V, f = 50$ Hz	60	25	± 20	mV
Bias Current X, Y, Z		80	30		dB
Differential Resistance		0.8	1.0		pA
		10			MO
POWER SUPPLY					
Supply Voltages					V
Initial Performance			± 15		V
Operating Range		± 8	± 13		V
Supply Current	Quiescent		4	6	mA

Specifications shown in boldface are tested on all production units at 25°C. Specifications in italics are used to indicate outgoing quality levels. All other non-italicized specifications are guaranteed, although only those items in boldface are tested on all production units.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	$\pm 18V$
Internal Power Dissipation ²	500 mW
Input Voltage ³	$\pm 18V$
Output Short Circuit Duration	Infinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to 70°C
AD633	-40°C to +65°C
AD633A	-40°C to +65°C
Lead Temperature Range (Soldering 60 sec)	300°C
ESD Rating	1000 V

NOTES

¹Currents shown as absolute under absolute maximum temperature cause permanent damage to the device. This is a stress rating only; functional operation of the device is not guaranteed at these or other conditions above those indicated in the operating section of this specification sheet.


²Lead Free DIP Ratings $I_{PD} = 500mW$; S-Lead Lead Free DIP Ratings $I_{PD} = 150mW$.

³For supply voltages less than $\pm 18V$, the absolute maximum input voltage is equal to the supply voltage.


ENGINEERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD633AN	-40°C to +85°C	Plastic DIP	N-8
AD633AR	-40°C to +85°C	Plastic SOIC	RM-8
AD633AR-REEL	-40°C to +85°C	12" Tape and Reel	RM-8
AD633AR-REEL2	-40°C to +85°C	7" Tape and Reel	RM-8
AD633IN	0°C to 70°C	Plastic DIP	N-8
AD633IR	0°C to 70°C	Plastic SOIC	RM-8
AD633IR-REEL	0°C to 70°C	12" Tape and Reel	RM-8
AD633IR-REEL2	0°C to 70°C	7" Tape and Reel	RM-8


Typical Performance Characteristics—AD633




TPC 1. Frequency Response




TPC 4. CMRR vs. Frequency




TPC 2. Input Bias Current vs. Temperature (X , Y , or Z inputs)



TPC 5. Noise Spectral Density vs. Frequency



TPC 3. Input and Output Signal Range vs. Supply Voltages



TPC 6. AC Feedthrough vs. Frequency

REV. E

-3-

AD633

FUNCTIONAL DESCRIPTION

The AD633 is a low cost multiplier comprising a translinear core, a buried Zener reference, and a unity gain connected output amplifier with an accessible summing node. Figure 1 shows the functional block diagram. The differential X and Y inputs are converted to differential currents by voltage-to-current conversion. The product of these currents is generated by the multiplying core. A buried Zener reference provides an overall scale factor of 10 V. The sum of $(X \times Y)(10 + Z)$ is then applied to the output amplifier. The amplifier summing node Z allows the user to add two or more multiplier outputs, convert the output voltage to a current, and configure various analog computational functions.




Figure 1. Functional Block Diagram (AD633/JR Pinout Shown)

Inspection of the block diagram shows the overall transfer function to be:

$$IP = \frac{(X_1 - X_2)(Y_1 - Y_2)}{10} + Z \quad (1)$$

NOISE SOURCES

Multiplication errors consist primarily of input and output offset, scale factor error, and nonlinearity in the multiplying core. The input and output offsets can be eliminated by using the optional trim of Figure 2. This also reduces the net errors to scale factor errors (gain error) and an irreducible nonlinearity component in the multiplying core. The X and Y nonlinearity are typically 0.0% and 0.1% of full scale, respectively. Scale factor error is typically 0.25% of full scale. The high impedance Z input should always be referenced to the ground point of the driven system, particularly if this is remote. Likewise, the differential X and Y inputs should be referenced to their respective grounds to realize the full accuracy of the AD633.




Figure 2. Optional Offset Trim Configuration

APPLICATIONS

The AD633 is well suited for such applications as modulation and demodulation, automatic gain control, power measurement, voltage controlled amplifiers, and frequency doublers. Note that these applications show the pin connections for the AD633/JR pinout (8-lead DIP), which differs from the AD633JR pinout (8-lead SOIC).

Multiplex Connections

Figure 3 shows the basic connections for multiplication. The X and Y inputs will normally have their negative nodes grounded, but they are fully differential, and in many applications the grounded input may be reversed (to facilitate interfacing with signals of a particular polarity while achieving same desired output polarity) or both may be driven.




Figure 3. Basic Multiplexer Connections

Squaring and Frequency Doubling

As Figure 4 shows, squaring of an input signal, E_i, is achieved simply by connecting the X and Y inputs in parallel to produce an output of E_i²/10 V. The input may have either polarity, but the output will be positive. However, the output polarity may be reversed by interchanging the X or Y inputs. The Z input may be used to add a further signal to the output.




Figure 4. Connections for Squaring

When the input is a sine wave E_i sin ω_i, the squarer becomes a frequency doubler, since

$$\frac{[E_i \sin \omega_i]^2}{10} = \frac{E_i^2}{20V} [1 - \cos 2\omega_i] \quad (2)$$

Equation 2 shows a dc term at the output that will vary strongly with the amplitude of the input, E_i. This can be avoided using the connections shown in Figure 5, where an RC network is used to generate two signals whose product has no dc term. It uses the identity:


$$\cos \theta \sin \theta = \frac{1}{2} [\sin 2\theta] \quad (3)$$

AD639

OUTLINE DIMENSIONS

**8-Lead Plastic Dual-in-Line Package (P8IP)
(RM-8)**


Description shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MO-090A
CONTROLLING DIMENSIONS ARE ANGLES AND PLANE TO PLANE
(IN MILLIMETERS) AND THE LEAD-COUNT EQUIVALENT POSITION
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

**8-Lead Standard Small Outline Package (SOIC)
Narrow Body
(RM-8)**

Description shown in millimeters and (inches)





COMPLIANT TO JEDEC STANDARD MO-195-A
CONTROLLING DIMENSIONS ARE ANGLES AND PLANE TO PLANE
(IN MILLIMETERS) AND THE LEAD-COUNT EQUIVALENT POSITION
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

Location	Page
10/03—Data Sheet changed from REV. D to REV. E.	1
Edit to title of 8-Lead Plastic SOIC Package (RM-8) ...	1
Edit to ORDERING GUIDE ...	2
Change in Figure 13 ...	7
Updated OUTLINE DIMENSIONS ...	8

Data Sheets of Bi-directional Switch



SK60GM123					
 SEMITOP®					
IGBT Module					
SK60GM123 Preliminary Data					
Features <ul style="list-style-type: none"> • Ceramic design • Chip-on-board mounting • Heat transfer and reliability through <ul style="list-style-type: none"> • Copper bonding aluminum gate columns (CBG) • High short circuit capability • Low forward current with low temperature dependence 					
Typical Applications <ul style="list-style-type: none"> • Switching (not for AC-AC) • Inverter • Switched mode power supplies • UPS 					
					
Absolute Maximum Ratings $T_J = 25^\circ\text{C}$, unless otherwise specified					
Symbol	Conditions	Value	Unit		
IGBT					
V_{CEO}		6200	V		
V_{GTO}		1.15	V		
I_G	$T_J = 25^\circ\text{C}$; $T_F = 25^\circ\text{C}$	60 (40)	A		
$I_{DS(on)}$	$I_G = 1\text{ mA}$; $T_J = 25^\circ\text{C}$	100 (50)	A		
T_J		-40...+150	°C		
Inverse / Freewheeling CAN diode					
$I_D = -I_G$	$T_J = 25^\circ\text{C}$	60 (40)	A		
$I_{DS(on)}$	$I_D = -I_G$; $T_J = 25^\circ\text{C}$	100 (50)	A		
T_J		-40...+150	°C		
I_{SD}	Temperature: 25 °C	-40...+125	°C		
V_{SD}	AC 50 Hz, rms; 1 min. fit t	200	°C		
		2000 / 3000	V		
Characteristics $T_J = 25^\circ\text{C}$, unless otherwise specified					
Symbol	Conditions	min.	typ.	max.	
IGBT					
$V_{CE(on)}$	$I_G = 20\text{ A}$; $T_J = 25^\circ\text{C}$; $T_F = 25^\circ\text{C}$	4.5	4.5	5.5	V
V_{GTO}	$V_{CE} = 620\text{ V}$; $I_G = 0.002\text{ A}$		0.5	0.5	V
$I_{DS(on)}$	$V_{CE} = 620\text{ V}$; $V_{GS} = 0\text{ V}$; 1 MHz		0.5	0.5	mA
$R_{DS(on)}$	per IGBT		0.6	0.6	mA/W
	per module				mA/W
$t_{FWD(on)}$	under following conditions: $V_{CE} = 620\text{ V}$; $V_{GS} = \pm 15\text{ V}$		40		ns
t_f	$I_G = 20\text{ A}$; $T_J = 125^\circ\text{C}$		45		ns
$t_{FWD(q)}$	$R_{DS(on)} = R_{QSS} = 50\text{ }\Omega$		500		ns
t_f			45		ns
$R_{QSS} + R_{DS(on)}$	Inductive load		12.5		ns
Inverse / Freewheeling CAN diode					
$V_D = V_{SD}$	$I_D = 50\text{ A}$; $T_J = 25^\circ\text{C}$		20 (10)	25	V
$V_{SD(on)}$	$T_J = 125^\circ\text{C}$		(1)	0.5	V
t_f	$T_J = 125^\circ\text{C}$		100	0.5	ns
$R_{SD(on)}$	under following conditions: $I_D = 50\text{ A}$; $V_D = 620\text{ V}$		0.7	0.7	mA/W
$t_{FWD(on)}$	$I_D = 50\text{ A}$; $V_D = 620\text{ V}$		24		ns
t_f	$f_{SW} = 100\text{ kHz}$		5.5		ns
$R_{FWD(on)}$	$V_{SD} = 0\text{ V}$; $T_J = 125^\circ\text{C}$		0.4	0.4	mA/W
Mechanical data					
W	mounting torque		2	Nm	
w		25		g	
Cases	SEMITOP®	7.35			

Novel Technique for AC-AC Conversion



SK 31 GH 123

UL Recognized
File no. E 01222

Dimensions in mm



MOUNTING HOLE



SUGGESTED HOLE SPACING FOR THE SOLDER PINS AND THE MOUNTING PINS IN THE
PCB: 2 mm

IC215-T22

This is an electrostatic discharge sensitive device (ESDS), international standard IEC 60747-1, Chapter IX.

This technical information specifies semiconductor devices but provides no characteristics. No warranty or guarantee expressed or implied is made regarding delivery, performance or suitability.



UL FLAME RETARDANT

UL ENVIRON